![]() |
Volumn , Issue , 2000, Pages 29-34
|
A bit scalable architecture for fuzzy processors with three inputs and a flexible fuzzification unit
|
Author keywords
Circuit synthesis; Fuzzy sets; Shape
|
Indexed keywords
COMPUTER HARDWARE DESCRIPTION LANGUAGES;
FUZZY SETS;
INTEGRATED CIRCUITS;
KNOWLEDGE BASED SYSTEMS;
MEMBERSHIP FUNCTIONS;
SYNTHESIS (CHEMICAL);
SYSTEMS ANALYSIS;
CIRCUIT DESCRIPTION;
CIRCUIT SYNTHESIS;
CONTROL STRATEGIES;
FUNCTIONAL UNITS;
FUZZY PROCESSOR;
SCALABLE ARCHITECTURES;
SHAPE;
VHDL DESCRIPTION;
COMPUTER ARCHITECTURE;
|
EID: 33847205728
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/SBCCI.2000.876004 Document Type: Conference Paper |
Times cited : (11)
|
References (7)
|