메뉴 건너뛰기




Volumn 18, Issue 4, 2001, Pages 56-64

A two-input, one-output bit-scalable architecture for fuzzy processors

Author keywords

[No Author keywords available]

Indexed keywords

FUZZY PROCESSORS; INFERENCE PROCESSES;

EID: 0035393234     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.936249     Document Type: Article
Times cited : (23)

References (10)
  • 2
    • 0029273497 scopus 로고
    • Hardware solutions for fuzzy control
    • Mar
    • (1995) Proc. IEEE , vol.83 , Issue.3 , pp. 422-434
    • Costa, A.1
  • 7
    • 0029357347 scopus 로고
    • Dedicated digital fuzzy hardware
    • Aug
    • (1995) IEEE Micro , vol.15 , Issue.4 , pp. 31-38
    • Hung, L.D.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.