Cost-performance co-analysis in VLSI implementation of existing and new defuzzification methods

Proceedings - International Conference on Computational Intelligence for Modelling, Control and Automation, CIMCA 2005 and International Conference on Intelligent Agents, Web Technologies and Internet

Volumn 1, Issue , 2005, Pages 828-833

  Banaiyan, A ^a   Mahdiani, H R ^a,b   Fakhraie, S M ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b SHAHID BEHESHTI UNIVERSITY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

COST ACCURACY ANALYSIS; DEFUZZIFICATION METHODS; IMPLEMENTATION COSTS;

COMPUTER HARDWARE; COMPUTER SIMULATION; COST BENEFIT ANALYSIS; FUZZY CONTROL; MATHEMATICAL MODELS; TWO DIMENSIONAL;

VLSI CIRCUITS;

EID: 33847241266     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. A. Kandel and G. Langholz, Fuzzy Hardware, Boston, MA: Kluwer, 1998.
2. S. Roychowdhury and W. Pedrycz, "A survey of defuzzification strategies", International Journal of Intelligent Systems, vol. 16, 2001, pp. 679-695.
3. A. Patel and B. Mohan, "Some numerical aspects of center of area defuzzification method", Fuzzy Sets and Systems, vol. 132, 2002, pp. 401-409.
4. E. Van Broekhoven and B. De Baets, "A comparison of three methods for computing the center of gravity defuzzification", IEEE International Conference on Fuzzy Systems, vol. 3, no. 1, Jul. 2004, pp. 1537-1542.
5. W. Van Leekwijck and E. Kerre, "Defuzzification: criteria and classification", Fuzzy Sets and Systems, vol. 108, no. 2, 1999, pp. 159-178.
6. T. A. Runkler, "Selection of appropriate defuzzification methods using application specific properties", IEEE Trans. on Fuzzy Systems, vol. 5, Feb. 1997, pp. 72-79.
7. S.S. Lancaster and M.J. Wierman, "Empirical study of defuzzification", Proc. of 22nd NAFIPS, Jul. 2003, pp. 121-126.
8. C. J. Jiménez, S. Sánchez-Solano, and A. Barriga, "Hardware implementation of a general purpose fuzzy controller", Proc. of 6th Int. Fuzzy Systems Association World Congress, vol. 2, Jul. 1995, pp. 185-188.
9. H. Watanabe, W.D. Dettloff, and K.E. Yount, "A VLSI fuzzy logic controller with reconfigurable, cascadable architecture", IEEE Journal Solid-State Circuits, vol. 25, no. 2, April 1990, pp. 376-382.
10. G. Ascia, V. Catania, and M. Russo, "VLSI hardware architecture for complex fuzzy systems", IEEE Trans. on Fuzzy Systems, vol. 7, no. 5, Oct. 1999, pp. 553-570.
11. K. Youngdal and L.K. Hyung, "An architecture of fuzzy logic controller with parallel defuzzification", Biennial Conference of the North American Fuzzy Information Processing Society, 1996, pp. 497-501.
12. R. d'Amore, "A bit scalable architecture for fuzzy processors with three inputs and a flexible fuzzification unit", Proc. of 13th Symposium on Integrated Circuits and Systems Design, Sep. 2000, pp. 29-34.
13. R., D'Amore, O. Saotome, and K.H. Kienitz, "A two-input, one-output bit-scalable architecture for fuzzy processors", IEEE Journal Design and Test of Computers, vol. 18, July-Aug., 2001, pp. 56-64.
14. A. Gaona, D. Olea, and M. Melgarejo, "Distributed arithmetic in the design of high speed hardware fuzzy inference systems", Proc. of 22nd International Conference of the North American Fuzzy Information Processing Society, July 2003, pp. 116-120.
15. G. Aranguren, L.A.L. Nozal, X. Basogain, J.L. Martin, and J.L. Arroyabe, "Hardware implementation of a pipeline fuzzy controller and software tools", Elsevier Fuzzy Sets and Systems, vol. 128,2002, pp. 61-79.
16. D. Falchieri, A. Gabrielli, and E. Gandolfi, "Very fast rate 2-input fuzzy processor for high energy physics", Elsevier Fuzzy Sets and Systems, vol. 132, no. 2, 2002, pp. 261-272.
17. J.J. Saade and H.B. Diab, "Defuzzification techniques for fuzzy controllers", IEEE Trans. on Systems, Man and Cybernetics, vol. 30, no.1, Feb. 2000, pp. 223-229.