Hardware implementation and comparison of new defuzzification techniques in fuzzy processors

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4619-4622

  Mahdiani, H R ^a,b   Banaiyan, A ^a   Fakhraie, S M ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

^b SHAHID BEHESHTI UNIVERSITY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMBINATORIAL CIRCUITS; COMPUTER HARDWARE; ELECTRIC POWER UTILIZATION;

AREAPOWER-DELAY-ACCURACY ANALYSIS; DEFUZZIFICATION; DENAZIFICATION METHOD;

FUZZY CONTROL;

EID: 34547248472     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. A. Kandel and G. Langholz, Fuzzy Hardware. Boston, MA: Kluwer, 1998.
2. S. Roychowdhury and W. Pedrycz, "A survey of defuzzification strategies," International Journal of Intelligent Systems, vol, 16, pp. 679-695, 2001.
3. E. Van Broekhoven and B. De Baets, "A comparison of three methods for computing the center of gravity defuzzification," IEEE Int. Conf. on Fuzzy Systems, vol. 3, no. 1, pp. 1537-1542, Jul. 2004.
4. S. S. Lancaster and M.J. Wierman, ''Empirical study of defuzzification," Proc. of 22nd Int. Conf. of the North American Fuzzy Information Processing Society, pp. 121-126, Jul. 2003.
5. C. J, Jiménez, S. Sánchez-Solano, and A Barriga, "Hardware implementation of a general purpose fuzzy controller," Proc. of 6th International Fuzzy Systems Association World Congress, vol. 2, pp. 185-188, Sao, Paulo, Jul. 1995.
6. A. Banaiyan, H. R. Mahdiani and S. M. Fakhraie, "Cost-performance co-analysis in VLSI implementation of existing and new defuzzification methods," Int. Conf. on Computational Intelligence for Modeling, Control and Automation, Vienna, Austria, Nov, 2005. in press.
7. J. J. Saade and H. B. Diab, "Defuzzification techniques for fuzzy controllers," IEEE Transactions on Systems, Man and Cybernetics, vol. 30, no.l, pp. 223-229, Feb. 2000.
8. T. A. Runkler, "Selection, of appropriate defuzzification methods using application specific properties," IEEE Transactions on Fuzzy Systems, vol. 5, no. 1, pp. 72-79, Feb. 1997.
9. G. Ascia and V. Catania, "A pipeline parallel architecture for a fuzzy inference processor," Proc. of 9th IEEE International Conference on Fuzzy Systems, vol. 1, pp. 257-262, May 2000.
10. R. D'Amore, O, Saotome, and K. H. Kienitz, "A two-input, oneoutput bit-scalable architecture for fuzzy processors," IEEE Journal Design and Test of Computers, vol. 18, pp. 56-64, July-Aug., 2001.
11. A. Gaona, D. Olea, and M. Melgarejo, "Distributed arithmetic in the design of high speed hardware fuzzy inference systems;" Proc. of 22nd International Conference of the North American Fuzzy Information Processing Society, pp. 116-120, July 2003.
12. G. Aranguren, L. A. L. Nazal, X. Basogain, J. L. Martin, and J. L. Arroyabe, "Hardware implementation of a pipeline fuzzy controller and software tools," Elsevier Fuzzy Sets and Systems, vol. 128, no. 1, pp. 61-79, 2002.
13. D. Falchieri, A. Gabrielli, and E. Gandolfi, "Very fast rate 2-input fuzzy processor for high energy physics," Elsevier Fuzzy Sets and Systems, vol. 132, no. 2, pp. 261-272, 2002.