A fuzzy RISC processor

IEEE Transactions on Fuzzy Systems

Volumn 8, Issue 6, 2000, Pages 781-790

  Salapura, Valentina ^a,b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

Application specific instruction set; Fuzzy processing; Fuzzy systems; Hardware software codesign; Reconfigurable processor core; Subword parallelism

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; GENERAL PURPOSE COMPUTERS; MICROPROCESSOR CHIPS; REDUCED INSTRUCTION SET COMPUTING;

FUZZY PROCESSING; RECONFIGURABLE PROCESSOR CORE; SUBWORD PARALLELISM;

FUZZY SETS;

EID: 0034478714     PISSN: 10636706     EISSN: None     Source Type: Journal    
DOI: 10.1109/91.890338     Document Type: Article

References (34)

1. L. A. Zadeh, "Fuzzy sets," Inform. Contr., pp. 338-353, 1965.
2. _, "Outline of a new approach to the analysis of complex systems and decision processes," IEEE Trans. Syst., Man, Cybern., vol. SMC-3, pp. 28-44, Jan. 1973.
3. M. Gschwind, "Hardware/software coevaluation of instruction sets," Ph.D. dissertation, Technische Universität Wien, Vienna, Austria, July 1996.
4. G. Kane and J. Heinrich, MIPS RISC Architecture: Reference for the R2000, R3000, R6000 and the New R4000 Instruction Set Computer Architecture. Englewood Cliffs, NJ: Prentice-Hall, 1992.
5. H. Watanabe, D. Chen, and S. Konuri, "Evaluation of min/max instructions for fuzzy information processing," IEEE Trans. Fuzzy Syst., vol. 4, pp. 369-374, Aug. 1996.
6. M. J. Patyra and E. Braun, "Fuzzy/scalar RISC processor: Architectural level design and modeling," in Proc. 5th IEEE Int. Conf. Fuzzy Syst., vol. 3, New Orleans, LA, Sept. 1996, pp. 1937-1943.
7. C. C. Lee, "Fuzzy logic in control systems: Fuzzy logic controller - Part I," IEEE Trans. Syst., Man, Cybern., vol. 20, pp. 404-428, Mar./Apr. 1990.
8. _, "Fuzzy logic in control systems: Fuzzy logic controller - Part II," IEEE Trans. Syst., Man, Cybern., vol. 20, pp. 419-435, Mar./Apr. 1990.
9. IEEE Micro - Special Issue Media Processing, vol. 16, Aug. 1996.
10. R. Rojas, Theorie der neuronalen Netze: eine systematische Einführung, Berlin, Germany: Springer-Verlag, 1993.
11. G. Ascia, V. Catania, B. Giacalone, M. Russo, and L. Vita, "Designing for parallel fuzzy computing," IEEE Micro, vol. 15, p. 62, Dec. 1995.
12. G. Ascia, V. Catania, G. Ficili, S. Palazzo, and D. Panno, "A VLSI expert system for real-time traffic control in ATM network," IEEE Trans. Fuzzy Syst., vol. 5, pp. 20-31, Feb. 1997.
13. A. Costa, A. de Gloria, P. Faraboschi, A. Pagni, and G. Rizzoto, "Hardware solutions for fuzzy control," Proc. IEEE, vol. 83, pp. 422-434, Mar. 1995.
14. G. de Micheli, "Computer-aided hardware-software codesign," IEEE Micro, vol. 14, pp. 10-16, Aug. 1994.
15. A. Rogers and S. Rosenberg, "Cycle level SPIM," Dept. Comput. Sci., Princeton Univ., Princeton, NJ, 1993.
16. J. R. Larus, "SPIM S20: A MIPS R2000 simulator," Univ. Wisconsin-Madison, Madison, WI, Tech. Rep. 966, Sept. 1990.
17. IEEE Standard VHDL Language Reference Manual. New York: IEEE, 1988.
18. M. Gschwind and D. Maurer, "An extendable MIPS-I processor in VHDL for hardware/software codesign," in Proc. Eur. Design Automation Conf. EURO-DAC'96/EURO-VHDL'96 (Gesellschaft für Informatik), Geneva, Switzerland, Sept. 1996, pp. 548-553.
19. M. Gschwind, V. Salapura, and D. Maurer, "FPGA prototyping of a RISC processor core for embedded applications," IEEE Trans. Very Large Scale Integr. Syst., to be published.
20. V. Salapura and M. Gschwind, "Hardware/software codesign of a fuzzy RISC processor," in Proc. Design, Automation, Test Eur. Conf. DATE'98, Paris, France, Feb. 1998, pp. 875-882.
21. M. Figueiredo, F. Gomide, A. Rocha, and R. Yager, "Comparison of Yager's level set method for fuzzy logic control with Mamdani's and Larsen's methods," IEEE Trans. Fuzzy Syst., vol. 1, pp. 156-159, May 1993.
22. T. Hollstein, S. Halgamuge, and M. Glesner, "Computer-aided design of fuzzy systems based on generic VHDL specification," IEEE Trans. Fuzzy Syst., vol. 4, pp. 403-417, Nov. 1996.
23. A. Leone, A. Bellini, and R. Guerrieri, "Fuzzy-controlled perceptual coding of videophone sequences," IEEE Trans. Fuzzy Syst., vol. 5, pp. 294-303, May 1997.
24. 0.6-Micron Standard Cell Databook, Unterpremstätten, Austria: Austria Micro Systeme (AMS) Int. AG, 1997.
25. V. Salapura and V. Hamann, "Implementing fuzzy control systems using VHDL and statecharts," in Proc. Eur. Design Automation Conf. EURO-DAC'96/EURO-VHDL'96 (Gesellschaft für Informatik), Geneva, Switzerland, Sept. 1996, pp. 53-58.
26. FP-3000 Digital Fuzzy Processor, Omron Corp., 1990.
27. Digital Fuzzy Processor FC110 DFP, Togai Infra Logic, 1990.
28. H. Eichfeld, T. Künemund, and M. Menke, "A 12b general-purpose fuzzy logic controller chip," IEEE Trans. Fuzzy Syst., vol. 4, pp. 460-475, Nov. 1996.
29. Fuzzy Microcontroller NLX230, NeuraLogix, Feb. 1992.
30. WARP Users Manual: SGS Thomson, 1994.
31. H. Alsaleh and L. Foulloy, "General interface for the WARP1.0 fuzzy processor," in Proc. 6th IEEE Int. Conf. Fuzzy Syst., vol. 3, Barcelona, Catalonia, Spain, July 1997, pp. 1487-1492.
32. M. J. Patyra, J. L. Grantner, and K. Koster, "Digital fuzzy logic controller: Design and implementation," IEEE Trans. Fuzzy Syst., vol. 4, pp. 439-459, Nov. 1996.
33. H. Watanabe, "RISC approach to design of fuzzy processor architecture," in Proc. 1st IEEE Int. Conf. Fuzzy Syst., San Diego, CA, Mar. 1992, pp. 431-441.
34. CPU12 Reference Manual. Phoenix, AZ: Motorola, Inc., 1996.