SRAM dynamic stability: Theory, variability and analysis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 378-385

  Dong, Wei ^a   Li, Peng ^a   Huang, Garng M ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACCESS TIMES; ADVANCED DYNAMICS; CELL DYNAMICS; DATA RETENTIONS; DYNAMIC NOISES; DYNAMIC STABILITIES; DYNAMIC STABILITY ANALYSES; DYNAMICAL CHARACTERISTICS; PARAMETER VARIATIONS; SPEED-UP; SRAM STABILITIES; STATIC NOISE MARGINS; TECHNOLOGY SCALING; THREE ORDERS OF MAGNITUDES; WRITE OPERATIONS; YIELD ANALYSIS;

COMPUTER AIDED DESIGN; CYBERNETICS; NONLINEAR ANALYSIS; NONLINEAR SYSTEMS; STATIC RANDOM ACCESS STORAGE; SYSTEM STABILITY; SYSTEM THEORY;

DYNAMIC ANALYSIS;

EID: 57849163592     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681601     Document Type: Conference Paper

References (19)

1. K. Chakraborty and P. Mazumder. Fault-Tolerance, and Reliability Techniques for High-Density Random-Access Memorie. Prentice Hall, 2002.
2. K. Roy S. Mukhopadhyay, H. Mahmoodi. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled cmos. IEEE Trans. CAD, 24(12):1859 1880, Doc. 2005.
3. M. Khellah, Y. Ye, N. S. Kim, D. Somasekhar, G. Pandya, A. Farhang, K. Zhang, C. Webb, and V. Do, Wordllnc & bitlino pulsing schemes for improving SRAM cell stability in low-vcc 65nm CMOS designs. In Symp. on VLSI Circuits, June 2006.
4. P. C. Murlcy and G. R. Srinivasan. Soft-error monto carlo modeling, program, SEMM. IBM J. Res. Develop., 40(1):109 118, Jan. 1996.
5. J. Lohstroh, E. Soovinck, and J. D. Groot. Worst-case static nuise margin criteria for lugic circuits and their mathematical equivalence. IEEE J. of Solid-State Circuits, sc-18(6):803 806, Dec. 1083.
6. E. Seevinck, F. J. List, and J. Lohstroh. Static-noise margin analysis of MOS SRAM colls. IEEE J. of Solid-State. Circuits. sc-22(5):748-754, Oct. 1087.
7. A. J. Bhavnagarwala, X. Tang, and J. D. Meindl. The impact of intrinsic device fluctuations on CMOS SRAM coll stability. IEEE J. of Solid-State Circuits. 36(4):658-665, Apr. 2001.
8. E. Grossar, M. Stucchi, K. Maox, and W. Dchacuc. Road stability and write-ability analysis of SR.AM cells of nanometer technologies. IEEE J. of Solid-State. Circuits, 41(11):2577 2588, Nov. 2006.
9. R., V. Joshi, S. Mukhopadhyay, D. W. Plass, Y. H. Chan, C. Chuang, and A. Dovgan. Variability analysis for sub-100 nm PD/SOI CMOS SRAM coll. In European Solid-State Circuits Conf., Sept. 2004.
10. K. Agarwal and S. Nassif. Statistical analysis of SRAM coll stability. In IEEE/ACM Desitin Automation Conf., July 2006.
11. R. Kanj, R. Joshi, and S. Nassif. Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. In IEEE/ACM Design Automation Conf., July 2006.
12. A. Singhee and R. A. Rutenbar. Statistical blockade: A novel method for very fast Monte Carlo simulation for rare circuit events, and its application. In IEEE/ACM Design, Automation and Test in Europe Conf., Apr. 2007.
13. S. Srivastava and J. Roychowdhury. Rapid estimation of the probability of SRAM failure duo to MOS threshold variations. In IEEE Custom Integrated Circuits Conf., Sept. 2007.
14. B. Zhang, A. Arapostathis, S. Nassif, and M. Orshansky. Analytical modeling of SRAM dynamic stability. In IEEE/ACM Int., Conf. on Computer-Aided Design, Nov. 2006.
15. H. Pilo et al. An SRAM design in 65nm and 45nm technology nodos featuring read and writc-assist circuits to expand operating voltage. In Symp. on VLSI Circuits, June 2006.
16. J. Zaborszky, G. M. Huang, B. Zheng, and T. C. Leung. On the phase portrait of a class of large nonlinear dynamic systems such as the power system. IEEE Trans. Automatic Control, pages 4-15, Jan. 1988.
17. G. M. Huang, W. Dong, Y. Ho, and P. Li. Tracing SRAM separatrix for dynamic noise margin analysis under device mismatch. In IEEE Int. Behavioral Modeling and Simulation Conf., 2007.
18. H. Khalil. Nonlinear Systems, 3rd Edition. Prentice Hall, 2002.
19. K. Kundeirt, J. White, and A. Sangiovanni-Vincentelli. Steady-state methods for simulating analog and microwave circuits. Kluwer Academic Publisher, Boston, 1990.