A low-power sigma-delta modulator for wireless communication receivers using adaptive biasing circuitry and cascaded comparator scheme

Analog Integrated Circuits and Signal Processing

Volumn 49, Issue 3, 2006, Pages 359-365

  Lim, Jinup ^a   Choi, Joongho ^a  

^a University of Seoul   (South Korea)

Author keywords

Sigma delta modulator; Wireless communication receiver

Indexed keywords

CODE DIVISION MULTIPLE ACCESS; COMPARATOR CIRCUITS; ELECTRIC POWER UTILIZATION; SIGNAL RECEIVERS; SIGNAL TO NOISE RATIO; WIRELESS TELECOMMUNICATION SYSTEMS;

ADAPTIVE BIASING SCHEME; ELEMENT MATCHING TECHNIQUE; WIRELESS COMMUNICATION RECEIVER; WIRELESS COMMUNICATION RECEIVERS;

DELTA SIGMA MODULATION;

EID: 33750504004     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-006-9068-7     Document Type: Conference Paper

References (9)

1. J.C. Candy and G.C. Temes, Oversampling Delta-Sigma Data Converters-Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1992.
2. S.R. Norsworthy, R. Schreier, and G.C. Temes, Delta-Sigma Data Converters-Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1997.
3. M.R. Miller and C.S. Petrie, "A multibit sigma-delta ADC for multimode receivers." IEEE Jour. Solid State Circuits, vol. 38, pp. 475-482, March 2003.
4. Y. Geerts, M. Steyaert, and W. Sansen, "A high-performance multibit delta-sigma CMOS ADC." IEEE Jour. Solid State Circuits, vol. 35, pp. 1829-1840, Dec. 2000.
5. J. Grilo et al., "A 12-mW ADC delta-sigma modulator with 80 dB of dynamic range integrated in a single-chip bluetooth transceiver." IEEE Jour. Solid State Circuits, vol. 37, pp. 271-278, Dec. 2002.
6. A. Nagari et al., "A 2.7-V 11.8-mW baseband ADC with 72 dB dynamic range for GSM applications." IEEE Jour. Solid State Circuits, vol. 35, pp. 798-806, March 2000.
7. T.-H. Kuo, K.-D. Chen, and H.-R. Yeng, "A wideband CMOS sigma-delta modulator with incremental data weighted averaging." IEEE Jour. Solid State Circuits, vol. 37, pp. 11-17, June 2002.
8. F. Colodro and A. Torralba, "Multirate ΣΔ modulators." IEEE TCAS-II, pp. 170-176, March 2002.
9. R.T. Baird and T.S. Fiez, "Linearity enhancement of multibit ΔΣ A/D and D/A converters using data weighted averaging." IEEE TCAS-II, pp. 753-762, Dec. 1995.