A configurable time-interleaved pipeline ADC for multi-standard wireless receivers

ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference

Volumn , Issue , 2004, Pages 259-262

  Xia, Bo ^a   Valdes Garcia, Alberto ^a   Sánchez Sinencio, Edgar ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BAND RECEIVER; BLUETOOTH; GAIN CONTROL LOOP; MULTI-STANDARD WIRELESS RECEIVERS;

CAPACITORS; CELLULAR RADIO SYSTEMS; COMPUTER ARCHITECTURE; ENERGY DISSIPATION; OPTIMIZATION; TRANSCONDUCTANCE; WIRELESS TELECOMMUNICATION SYSTEMS;

ANALOG TO DIGITAL CONVERSION;

EID: 17644427398     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. A.Emira, et al., "A Dual Mode 802.11b/Bluetooth Receiver in 0.25μm BiCMOS," IEEE ISSCC, vol. 47, pp. 270-271, Feb. 2004.
2. D. Chang, et al., "A 1.4-V 10-bit 25-MS/s Pipelined ADC Using Opamp-Reset Switching Technique," IEEE JSSC, vol. 38, no. 8, pp. 1401-1401, Aug. 2003.
3. I. Mehr, et al., "A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC," IEEE JSSC, vol. 35, no. 3, pp. 318-324, Mar. 2000.
4. G.Gomez, et al., "A1.5V 2.4/2.9mW 79/50dB DR ZA Modulator for GSM/WCDMA in a 0.13μm Digital Process," IEEE ISSCC, vol. 45. pp. 306-309, Feb. 2002.
5. L. Sumanen, et al., "A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter," IEEE JSSC, vol. 36, no. 7, pp. 1048-1055, Jul. 2001.
6. L. Perraud, et al., "A Dual-Band 802.11a/b/g Radio in 0.18μm CMOS", IEEE ISSCC, vol. 47, pp. 94-95, Feb. 2004.
7. S.H.Lee, et al., "Digital-Domain Calibration of Multistep Analog-to-Digital Converters," IEEE JSSC, vol. 27, no. 7, pp. 957-964, Jul. 1994
8. 2,", IEEE JSSC, vol. 33, no. 12, pp. 1948-1958, Dec. 1998.