An A/D converter for multimode wireless receivers, based on the cascade of a double-sampling ΣΔ modulator and a flash converter

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 53, Issue 10, 2006, Pages 2109-2124

  Gerosa, Andrea ^a   Xotta, Andrea ^a,b   Bevilacqua, Andrea ^a   Neviani, Andrea ^a  

^a UNIVERSITY OF PADOVA   (Italy)

^b Qimonda AG   (Italy)

Author keywords

Analog digital conversion; CMOS analog integrated circuits; Delta sigma ( ) modulation; Radio receivers; Sigma delta ( ) modulation; Wireless systems

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DELTA SIGMA MODULATION; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; LOCAL AREA NETWORKS; MOBILE TELECOMMUNICATION SYSTEMS; MODULATORS; PACKET NETWORKS; RADIO RECEIVERS;

CIRCUIT NONIDEALITIES; FLASH CONVERTER; MULTIMODE WIRELESS RECEIVERS; WIRELESS LOCAL AREA NETWORK (WLAN); WIRELESS SYSTEMS;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 33750398778     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2006.883840     Document Type: Article

References (31)

1. M. R. Miller and C. S. Petrie, "A multibit sigma-delta ADC for multimode receivers," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 475-482, Mar. 2003.
2. T. Burger and Q. Huang, "A 13.5-mW 185-Msample/s ΣΔ modulator for UMTS/GSM dual-standard IF reception," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1868-1878, Dec. 2001.
3. T. Salo, S. Lindfors, and K. A. I. Halonen, "A 80-MHz bandpass ΣΔ modulator for a 100-MHz IF receiver," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 798-808, Jul. 2002.
4. K. Gulati and H. S. Lee, "A low-power reconfigurable analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1900-1911, Dec. 2001.
5. M. Anderson, K. Norling, A. Dreyfert, and J. Yuan, "A reconfigurable pipelined ADC in 0.18 μm CMOS," in Dig. Tech. Papers IEEE 2005 Symp. VLSI Circuits, Kyoto, Japan, Jun. 2005, pp. 326-329.
6. G. Gomez and B. Haroun, "A 1.5 V 2.4/2.9 mW 79/50 dB DR ΣΔ modulator for GSM/WCDMA in a 0.13 μm Digital Process," in Dig. Tech. Papers IEEE ISSCC, Feb. 2002, vol. 2, pp. 242-243.
7. O. Oliaei, P. Clement, and P. Gorisse, "A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE," IEEE J. of Solid State Circuits, vol. 37, no. 1, pp. 2-10, Jan. 2002.
8. R. H. M. van Veldhoven, "A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2069-2076, Dec. 2003.
9. D. S. Senderowicz et al., "Low-voltage double sampled ΣΔ converters," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1907-1919, Dec. 1997.
10. L. Yao, M. S. J. Steyaert, and W. Sansen, "A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1809-1818, Nov. 2004.
11. I. Fujimori, L. Longo, A. Hairapetian, K. Seiyama, S.Kosic, J. Cao, and C. Shu-Lap, "A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8 × oversampling ratio," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1820-1828, Dec. 2000.
12. F. Medeiro et al., "Highly linear 2.5-V CMOS ΣΔ modulator for ADSL+," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 1, pp. 47-62, Jan. 2004.
13. R. Gaggl, A. Wiesbauer, G. Fritz, C. Scranz, and P. Pessel, "A 85 dB dynamic range multibit delta-sigma A/D converter for ADSL-CO applications in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1105-1114, Jul. 2003.
14. Y. Geerts, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 3.3-V, 15-bit, delta-sigma ADC with signal bandwidth of 1.1 MHz for ADSL applications," IEEE J. Solid-State Circuits, vol. 34, no. 7, pp. 927-936, Jul. 1999.
15. M. S. Kappes, "A 2.2-mW CMOS bandpass continuous-time multibit ΣΔ ADC with 68 dB of dynamic range and 1-MHz bandwidth for wireless applications," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1098-1104, Jul. 2003.
16. K. Vleugels, S. Rabii, and B. A. Wooley, "A 2.5-V sigma-delta modulator for broadband communications applications," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1887-1889, Dec. 2001.
17. Y. Geerts, M. S. J. Steyaert, and W. Sansen, "A high-performance multibit ΣΔ CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1829-1840, Dec. 2000.
18. A. M. Marques, V. Peluso, M. S. J. Steyaert, and W. Sansen, "A 15-b resolution 2-MHz Nyquist rate ADC in a 1-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 33, no. 7, pp. 1065-1075, Jul. 1998.
19. F. Medeiro, B. P. Verdu, and A. R. Vazquez, "A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-um single poly technology," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 748-760, Jun. 1999.
20. A. R. Feldman, B. E. Boser, and P. R. Gray, "A13-Bit, 1.4-MS/s sigma-delta modulator for RF baseband channel applications," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1462-1469, Oct. 1998.
21. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. Del Muro, and S. W. Hartson, "A cascaded sigma-delta pipeline A/d converter with 1.25-MHz signal bandwidth and 89 dB SNR," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1896-1906, Dec. 1997.
22. J. Arias, V. Boccuzzi, L. Quintanilla, L. Enriquez, D. Bisbal, M. Banu, and J. Barbolla, "Low-power pipeline ADC for wireless LANs," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1338-1340, Aug. 2004.
23. S. R. Norsworthy, R. Schreier, and G. G. Temes, Delta-Sigma Data Converters: Theory, Design and Simulation. Piscataway, NJ: IEEE Press, 1997.
24. P. Romobouts, J. De Maeyer, and L. Weyten, "Design of double-sampling ΣΔ modulation A/D converters with bilinear integration," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 4, pp. 715-722, Apr. 2005.
25. L. A. Williams, III and B. A. Wooley, "Third-order cascaded sigma-delta modulators," IEEE Trans. Circuits Syst., vol. 38, no. 5, pp. 489-498, May 1991.
26. F. Medeiro, B. P. Verdu, J. M. de la Rosa, and A. R. Vazquez, "Fourthorder cascade SC ΣΔ modulators: A comparative study," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 10, pp. 1041-1051, Oct. 1998.
27. R. del Rio, F. Medeiro, B. Perez-Verdu, and A. Rodriguez-Vazquez, "Reliable analysis of settling errors in SC integrators: Application to ΣΔmodulators," Electron. Lett., vol. 36, no. 6, pp. 503-504, Mar. 2000.
28. S. Bigrati, F. Francesconi, P. Malcovati, D. Tonietto, A. Baschirotto, and F. Maloberti, "Modeling sigma-delta modulator nonidealities in simulink," in Proc. ISCAS, Orlando, FL, May 1999, pp. 384-387.
29. R. Gregorian and G. G. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.
30. C. A. Gobet and A. Knob, "Noise analysis of switched capacitor networks," IEEE Trans. Circuits Syst., vol. CAS-30, no. 1, pp. 37-43, Jan. 1983.
31. A. Xotta, A. Gerosa, and A. Neviani, "A multi-mode ΣΔ analog-to-digital converter for GSM, UMTS and WLAN," in Proc. ISCAS, Khobe, Japan, May 2005, pp. 2551-2554.