-
1
-
-
0036446078
-
-
J. Rajski, J. Tyszer, M. Kassab, N. Mukherjee, R. Thompson, K.-H. Tsai, A. Hertwig, and N. Tamarapalli, Embedded deterministic test for low cost manufacturing test, in Proc. Int. Test Conf., 2002, pp. 301-310.
-
J. Rajski, J. Tyszer, M. Kassab, N. Mukherjee, R. Thompson, K.-H. Tsai, A. Hertwig, and N. Tamarapalli, "Embedded deterministic test for low cost manufacturing test," in Proc. Int. Test Conf., 2002, pp. 301-310.
-
-
-
-
2
-
-
0035704290
-
A SmartBIST variant with guaranteed encoding
-
B. Könemann, "A SmartBIST variant with guaranteed encoding," in Proc. Asian Test Symp., 2001, pp. 325-330.
-
(2001)
Proc. Asian Test Symp
, pp. 325-330
-
-
Könemann, B.1
-
3
-
-
0142215968
-
-
J. Rajski, J. Tyszer, C. Wang, and S. M. Reddy, Convolutional compaction of test responses, in Proc. Int. Test Conf., 2003, pp. 745-754.
-
J. Rajski, J. Tyszer, C. Wang, and S. M. Reddy, "Convolutional compaction of test responses," in Proc. Int. Test Conf., 2003, pp. 745-754.
-
-
-
-
4
-
-
0036443042
-
-
S. Mitra and K. S. Kim, X-compact: An efficient response compaction technique for test cost reduction. in Proc. Int. Test Conf., 2002, pp. 311-320.
-
S. Mitra and K. S. Kim, "X-compact: An efficient response compaction technique for test cost reduction." in Proc. Int. Test Conf., 2002, pp. 311-320.
-
-
-
-
5
-
-
0346148425
-
On compacting test response data containing unknown values
-
C. Wang, S. M. Reddy, I. Pomeranz, J. Rajski, and J. Tyszer, "On compacting test response data containing unknown values," in Proc. IEEE Int. Conf. Comput.-Aided Des., 2003, pp. 855-862.
-
(2003)
Proc. IEEE Int. Conf. Comput.-Aided Des
, pp. 855-862
-
-
Wang, C.1
Reddy, S.M.2
Pomeranz, I.3
Rajski, J.4
Tyszer, J.5
-
6
-
-
39749162140
-
X-press compactor for 1000x reduction of test data
-
J. Rajski, J. Tyszer, G. Mrugalski, W.-T. Cheng, Mukherjee, and M. Kassab, "X-press compactor for 1000x reduction of test data," in Proc. Int. Test Conf., 2006, pp. 1-10.
-
(2006)
Proc. Int. Test Conf
, pp. 1-10
-
-
Rajski, J.1
Tyszer, J.2
Mrugalski, G.3
Cheng, W.-T.4
Mukherjee5
Kassab, M.6
-
7
-
-
33751403124
-
Response shaper: A novel technique to enhance unknown tolerance for output response compaction
-
C.-T. M. Chao, S. Wang, S. T. Chakradhar, and K.-T. Cheng, "Response shaper: A novel technique to enhance unknown tolerance for output response compaction," in Proc. IEEE Int. Conf. Comput.-Aided Des., 2005, pp. 80-87.
-
(2005)
Proc. IEEE Int. Conf. Comput.-Aided Des
, pp. 80-87
-
-
Chao, C.-T.M.1
Wang, S.2
Chakradhar, S.T.3
Cheng, K.-T.4
-
8
-
-
27944493937
-
Response compaction with any number of unknowns using a new LFSR architecture
-
E. H. Volkerink and S. Mitra, "Response compaction with any number of unknowns using a new LFSR architecture," in Proc. ACM/IEEE Des. Autom. Conf., 2005, pp. 117-122.
-
(2005)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 117-122
-
-
Volkerink, E.H.1
Mitra, S.2
-
9
-
-
18144423558
-
Channel masking synthesis for efficient on-chip test compression
-
V. Chickermane, B. Foutz, and B. Keller, "Channel masking synthesis for efficient on-chip test compression," in Proc., Int. Test Conf., 2004, pp. 452-461.
-
(2004)
Proc., Int. Test Conf
, pp. 452-461
-
-
Chickermane, V.1
Foutz, B.2
Keller, B.3
-
10
-
-
0142215938
-
On-chip compression of output responses with unknown values using LFSR reseeding
-
M. Naruse, I. Pomeranz, S. M. Reddy, and S. Kundu, "On-chip compression of output responses with unknown values using LFSR reseeding," in Proc. Int. Test Conf., 2003, pp. 1060-1068.
-
(2003)
Proc. Int. Test Conf
, pp. 1060-1068
-
-
Naruse, M.1
Pomeranz, I.2
Reddy, S.M.3
Kundu, S.4
-
11
-
-
18144400438
-
X-masking during logic BIST and its impact on defect coverage
-
Y. Tang, H.-J. Wunderlich, P. Engelke, I. Polian, B. Becker, J. Schlöffel, F. Hapke, and M. Wittke, "X-masking during logic BIST and its impact on defect coverage," in Proc. Int. Test Conf., 2004, pp. 442-451.
-
(2004)
Proc. Int. Test Conf
, pp. 442-451
-
-
Tang, Y.1
Wunderlich, H.-J.2
Engelke, P.3
Polian, I.4
Becker, B.5
Schlöffel, J.6
Hapke, F.7
Wittke, M.8
-
12
-
-
34047096433
-
Efficient unknown blocking using LFSR reseeding
-
S. Wang, K. J. Balakrishnan, and S. T. Chakradhar, "Efficient unknown blocking using LFSR reseeding," in Proc. Des. Autom. Test Eut: Conf. Exhib., 2006, pp. 320-325.
-
(2006)
Proc. Des. Autom. Test Eut: Conf. Exhib
, pp. 320-325
-
-
Wang, S.1
Balakrishnan, K.J.2
Chakradhar, S.T.3
-
13
-
-
54949130296
-
X-block: An efficient LFSR reseeding-based method to block unknowns for temporal compactors
-
Jul
-
S. Wang, K. J. Balakrishnan, and W. Wei, "X-block: An efficient LFSR reseeding-based method to block unknowns for temporal compactors," IEEE Trans. Comput., vol. 57, no. 7, pp. 978-989, Jul. 2008.
-
(2008)
IEEE Trans. Comput
, vol.57
, Issue.7
, pp. 978-989
-
-
Wang, S.1
Balakrishnan, K.J.2
Wei, W.3
-
14
-
-
27944467759
-
On efficient X-handling using a selective compaction scheme to achieve high test response compaction ratios
-
H. Tang, C. Wang, J. Rajski, S. M. Reddy, J. Tyszer, and I. Pomeranz, "On efficient X-handling using a selective compaction scheme to achieve high test response compaction ratios," in Proc. Int. Conf. VLSI Des., 2005, pp. 59-64.
-
(2005)
Proc. Int. Conf. VLSI Des
, pp. 59-64
-
-
Tang, H.1
Wang, C.2
Rajski, J.3
Reddy, S.M.4
Tyszer, J.5
Pomeranz, I.6
-
15
-
-
0002446741
-
LFSR-coded test patterns for scan designs
-
B. Könemann, "LFSR-coded test patterns for scan designs," in Proc. Eur. Test Conf., 1991, pp. 237-242.
-
(1991)
Proc. Eur. Test Conf
, pp. 237-242
-
-
Könemann, B.1
-
16
-
-
34548356884
-
Unknown blocking scheme for low control data volume and high observability
-
S. Wang, W. Wei, and S. T. Chakradhar, "Unknown blocking scheme for low control data volume and high observability," in Proc. Des. Autom. Test Eur. Conf. Exhib., 2007, pp. 1-6.
-
(2007)
Proc. Des. Autom. Test Eur. Conf. Exhib
, pp. 1-6
-
-
Wang, S.1
Wei, W.2
Chakradhar, S.T.3
-
17
-
-
0034296172
-
Automated synthesis of phase shifters for built-in self-test applications
-
Oct
-
J. Rajski, N. Tamarapalli, and J. Tyszer, "Automated synthesis of phase shifters for built-in self-test applications," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 10, pp. 1175-1188, Oct. 2000.
-
(2000)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.19
, Issue.10
, pp. 1175-1188
-
-
Rajski, J.1
Tamarapalli, N.2
Tyszer, J.3
-
18
-
-
0031198780
-
An evaluation of bipartitioning techniques
-
Aug
-
S. Hauck and G. Borriello, "An evaluation of bipartitioning techniques," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 16, no. 8, pp. 849-866, Aug. 1997.
-
(1997)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.16
, Issue.8
, pp. 849-866
-
-
Hauck, S.1
Borriello, G.2
-
19
-
-
84990479742
-
An efficient heuristic procedure for partitioning graphs
-
Feb
-
B. W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs," Bell Syst. Tech. J., vol. 49, no. 2, pp. 291-307, Feb. 1970.
-
(1970)
Bell Syst. Tech. J
, vol.49
, Issue.2
, pp. 291-307
-
-
Kernighan, B.W.1
Lin, S.2
|