CRISP: Coarse-grained reconfigurable image stream processor for digital still cameras and camcorders

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 18, Issue 9, 2008, Pages 1223-1236

  Chen, Jason C ^a   Chien, Shao Yi ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Camcorder; Coarse grained reconfigurable architecture; Digital still camera (DSC); Hardware classification; Image signal processing pipeline

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAMERAS; COMMUNICATION; COMPUTER GRAPHICS; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATA STORAGE EQUIPMENT; DIGITAL ARITHMETIC; DIGITAL CAMERAS; DIGITAL CIRCUITS; DIGITAL INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSORS; INTEGRATED CIRCUITS; NETWORK PROTOCOLS; PIPELINES; SIGNAL PROCESSING;

CAMCORDER; COARSE-GRAINED RECONFIGURABLE ARCHITECTURE; DIGITAL STILL CAMERA (DSC); HARDWARE CLASSIFICATION; IMAGE SIGNAL-PROCESSING PIPELINE;

PIPELINE PROCESSING SYSTEMS;

EID: 53849120959     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2008.928529     Document Type: Article

References (42)

1. E. Fossum, "Digital camera system on a chip," IEEE Micro, vol. 18, no. 3, pp. 8-15, May-Jun. 1998.
2. W. Rabadi, R. Talluri, K. Illgne, J. Liang, and Y. Yoo, "Programmable DSP platform for digital still cameras," in Proc. 1999 IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP99), Mar. 1999, pp. 2235-2238.
3. W. Rabadi, R. Talluri, K. Illgner, J. Liang, and Y. Yoo, "Programmable DSP Platform for Digital Still Cameras," Application Rep., Apr. 2000, TI.
4. N. Nakano, R. Nishimura, H. Sai, A. Nishizawa, and H. Komatsu, "Digital still camera system for megapixel CCD," IEEE Trans. Consumer Electron., vol. 44, no. 3, pp. 581-586, Aug. 1998.
5. H. Zen, T. Koizumi, H. Yamamoto, and I. Kimura, "A new digital signal processor for progressive scan CCD," IEEE Trans. Consumer Electron., vol. 4, no. 2, pp. 289-296, May 1998.
6. R. Zhou, X. Chen, F. Liu, J. He, T. Liao, Y. Su, J. Ye, Y. Qin, X. Yi, and Z. Hong, "System-on-chip for mega-pixel digital camera processor with auto control functions," in Proc. Int. Conf. ASIC, Oct. 2003, pp. 894-897.
7. D. Talla, C.-Y. Hung, R. Talluri, F. Brill, D. Smith, D. Brier, B. Xiong, and D. Huynh, "Anatomy of a portable digital mediaprocessor," IEEE Micro, vol. 24, no. 2, pp. 32-39, Mar.-Apr. 2004.
8. "TMS320DSC21 - A High-Performance, Programmable, Single Chip Digital Signal Processing Solution to Digital Still Cameras" Texas Instruments, 2006 [Online], Available: http://focus.ti.com/lit/ml/spry086/ spry086.pdf
9. D. Talla, R. Austen, D. Brier, C.-Y. Hung, D. Huynh, D. Smith, B. Xiong, R. Talluri, and F. Brill, "TMS320DM310-A portable digital media processor," in Proc. IEEE HOT Chips, Aug. 2003, pp. 144-151.
10. R. Hartenstein, "Reconfigurable computing: A new business model-and its impact on SoC design," in Proc. Euromicro Symp. Digital Syst., Design, Sep. 2001, pp. 103-110.
11. H. Singh, M.-H. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, and E. C. Filho, "MorphoSys: An integrated reconfigurable system, for data-parallel and computation-intensive applications," IEEE Trans. Comput., vol. 49, no. 5, pp. 465-481, May 2000.
12. J. Rose, A. E. Gamal, and A. Sangiovanni-Vincentelli, "Architecture of field-programmable gate arrays," Proc. IEEE, vol. 81, no. 7, pp. 1013-1029, Jul. 1993.
13. R. Hartenstein, "Coarse grain reconfigurable architectures," in Proc. Asia South Pacific Design Autom. Conf., Jan. 2001, pp. 564-569.
14. C. Ebeling, D. C. Cronquist, and P. Franklin, "RaPiD reconfigurable pipelined datapath," in Proc. 6th Int. Workshop Field-Programmable Logic and Compilers, Aug. 1996, pp. 126-135.
15. S. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor, "PipeRench: A reconfigurable architecture and compiler," IEEE Computer; vol. 33, no. 4, pp. 70-77, Apr. 2000.
16. E. Mirsky and A. DeHon, "MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources," in Proc. IEEE Symp. FPGAs for Custom Computing Machines, Apr. 1996, pp. 157-166.
17. T. J. Callahan, J. R. Hauser, and J. Wawrzynek, "The Garp architecture and C compiler," IEEE Computer, vol. 33, no. 4, pp. 62-69, Apr. 2000.
18. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, "Baring it all to software: RAW machines," IEEE Computer, vol. 30, no. 9, pp. 86-93, Sep. 1997.
19. T. Miyamori and K. Olukotun, "REMARC: Reconfigurable multimedia array coprocessor," in Proc. ACM/SIGDA FPGA98, Feb. 1998, p. 261.
20. A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Huichings, "A reconfigurable arithmetic array for multimedia applications," in Proc. ACM/SIGDA FPGA99, Feb. 1999, pp. 135-143.
21. R. Soares, A. Azevedo, and I. S. Silva, "X4CP32: A coarse grain general purpose reconfigurable microprocessor," in Proc. Int. Parallel Distrib. Process. Symp., Apr. 2003.
22. N. Suzuki, S. Kurotaki, M. Suzuki, N. Kaneko, Y. Yamada, K. Deguchi, Y. Hasegawa, and H. Amano, "Implementing and evaluating stream applications on the dynamically reconfigurable processor," in Proc. IEEE Symp. Field-Programmable Custom Computing Machines, Apr. 2004, pp. 328-329.
23. "XPP-III Processor Overview," PACT XPP Technologies Inc. , 2006 [Online], Available: http://www.pactxpp.com
24. K. Tanigawa, T. Hironaka, A. Kojima, and N. Yoshida, "PARS architecture: A reconfigurable architecture with generalized execution model-design and implementation of its prototype processor," IEICE Trans. Inf. Syst., vol. E86-D, no. 5, pp. 830-840, May 2003.
25. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "ARDES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. Field-Programmable Logic Applic., 2003, pp. 61-70.
26. J. Adams, K. Parulski, and K. Spaulding, "Color processing in digital cameras," IEEE Micro, vol. 18, no. 6, pp. 20-30, Nov. 1998.
27. P. W. Wong, D. Tretter, C. Herley, N. Moayeri, and R. Lee, "Image processing considerations for digital photography," in Proc. Compcon '97., Feb. 1997, pp. 280-285.
28. R. Ramanath, W. E. Snyder, Y. Yoo, and M. S. Drew, "Color image processing pipeline: A general survey of digital still camera processing," IEEE Signal Process. Mag., vol. 22, no. 1, pp. 34-43, Jan. 2005.
29. B. Bayer, "Color Imaging Array," U.S. Patent 3 971 065, Jul. 20, 1976.
30. J. E. Adams, "Interactions between color plane interpolation and other image processing functions in electronic photography," in Proc. SPIE, Mar. 1995, vol. 2416, pp. 144-151.
31. R. H. Hibbard, "Apparatus and Method for Adaptively Interpolating a Full Color Image Utilizing Luminance Gradients," U.S. Patent 5 382 976, Jan. 17, 1995.
32. J. F. Hamilton and J. E. Adams, "Adaptive Color Plan Interpolation in Single Sensor Color Electronic Camera," U.S. Patent 5 629 734, May 13, 1997.
33. S.-C. Pei and I.-K. Tam, "Effective color interpolation in ccd color filter arrays using signal correlation," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 6, pp. 503-513, Jun. 2003.
34. J. J. E. Adams, "Design of practical color filter array interpolation algorithms for digital cameras," in Proc. SPIE, Mar. 1997, vol. 3028, pp. 117-125, SPIE.
35. S.-C. Hsia, M.-H. Chen, and P.-S. Tsai, "VLSI implementation of low-power high-quality color interpolation processor for CCD camera," IEEE Trans. Very Large-Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 361-369, Apr. 2006.
36. P. A. Ruetz and R. W. Brodersen, "Architectures and design techniques for real-time image-processing IC s," IEEE J. Solid-State Circuits, vol. sc-22, no. 2, pp. 233-250, Apr. 1987.
37. L. Lucas, "High speed low cost TM1300 Trimedia enhanced PCI VLIW mediaprocessor," in Proc. HOTCHIPS 11, 1999.
38. S. Agarwala, P. Koeppen, T. Anderson, A. Hill, M. Ales, R. Damodaran, L. Nardini, P. Wiley, S. Mullinnix, J. Leach, A. Lell, M. Gill, J. Golston, D. Hoyle, A. Rajagopal, A. Chachad, M. Agarwala, R. Castille, N. Common, J. Apostol, H. Mahmood, M. Krishnan, D. Bui, Q.-D. A. P. Groves, N. Luong, N. Nagaraj, and R. Simar, "A 600 MHz VLIW DSP," in Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf. (ISSCC2002), Feb. 2002, vol. 2, pp. 38-390.
39. B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, "IMAP-CE: A 51.2 GOPS video rate image processor with 128 VLIW processing elements," in Proc., Int. Conf. Image Process., Oct. 2001, vol. 3, pp. 294-297.
40. A. Abbo, R. Kleihorst, V. Choudhary, L. Sevat, P. Wielage, S. Mouy, and M. Heijligers, "XETAL-II: A 107 GOPS, 600 mW massively-parallel processor for video scene analysis," in Dig. Tech. Papers IEEE Int. Solid-State Circuits Conf. (ISSCC2007), Feb. 2007, pp. 270-602.
41. U. Kapasi, S. Rixner, W. Dally, B. Khailany, J. H. Ahn, P. Mattson, and J. Owens, "Programmable stream processors," Computer, vol. 36, no. 8, pp. 54-62, Aug. 2003.
42. B. Khailany, T. Williams, J. Lin, E. Long, M. Rygh, D. Tovey, and W. J. Dally, "A programmable 512 GOPS stream processor for signal, image, and video processing," in Dig. Tech. Papers IEEE int. Solid-State Circuits Conf. (ISSCC2007), Feb. 2007, pp. 272-602.