X4CP32: A coarse grain general purpose reconfigurable microprocessor

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Soares, Rodrigo ^a   Azevedo, Arnaldo ^a   Silva, Ivan Saraiva ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO NORTE   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED PARAMETER NETWORKS; MICROPROCESSOR CHIPS;

COARSE GRAINS; GENERAL-PURPOSE MICROPROCESSORS; HIERARCHICAL ARRAYS; RECONFIGURABLE; RUN TIME RECONFIGURATION; RUN-TIME RECONFIGURABLE;

PARALLEL PROCESSING SYSTEMS;

EID: 84947237595     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213315     Document Type: Conference Paper

References (13)

1. V. Baumgarte, F. May, A. Nückel, M. Vorbach and M. Weinhardt, "PACT XPP-A Self Reconfigurable Data Processing Architecture", 2001.
2. E. Mirsky, A. DeHon, "Matrix: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", IEEE 1996.
3. E. Waingold, M. Taylor, D. Srikishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, A/ Agarwal, "Baring It All to Software:Raw Machines", September-1997.
4. E. Mirsky, A. DeHon, "Matrix: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources", IEEE 1996.
5. A. V. Oppenheim, R. W. Schafer, "Discrete-Time Signal Processing", Prentice Hall-1989.
6. Agostini, Luciano Volcan. "Projeto de Arquiteturas Integradas para a Compressão de Imagens JPEG", Porto Alegre: PPGC of UFRGS, 2002. 143p
7. L. Agostini, I. Silva, S. Bampi. "Pipelined Fast 2D DCT Architecture for JPEG Image Compression". Proceedings of SBCCI. 2001. pp 226-231.
8. Y. Arai, T. Agui, M. Nakajima. "A fast DCT-SQ scheme form images" Transactions of IECE, vol. E71, n11, 1998, pp. 1095-1097.
9. M. Kovak, N. Ranganathan, "Jaguar-A Fully Pipelined VLSI Architecture for JPEG Image Compression Standard. Proceedings of IEEE, vol. 83, n 2, 1995, pp. 247-258
10. www. altera. com
11. R. Rinker, M. Carter, A. Patel, M. Chawathe, C. Ross, J. Hammes, W. Najar, W. Bohm, "An Automated Process for Compiling Dataflow Graphs into Reconfigurable Hardware", IEEE Trans. On very large scale integration (VLSI) systems, vol. 9, no. 1, February-2001.
12. R. Hartenstein, M. Herz, T. Hoffman, U. Nageldinger, "KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures", IEEE-2000.
13. J. Becker, R. Hartenstein, M/ Herz, U. Nageldinger, "Parallelization in Co-Compilation for Configurable Accelerators", ASP-DAC, Japan, Februrary-1998.