Power-aware mapping for reconfigurable NoC architectures

2007 IEEE International Conference on Computer Design, ICCD 2007

Volumn , Issue , 2007, Pages 417-422

  Modarressi, Mehdi ^a   Sarbazi Azad, Hamid ^a  

^a SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

CHLORINE COMPOUNDS; CONFORMAL MAPPING; ELECTRIC NETWORK TOPOLOGY; ELECTRIC PROPERTIES; MESH GENERATION; TOPOLOGY; WIRELESS NETWORKS;

APPLICATION-SPECIFIC; COMPLEX SYSTEMS; COMPUTER DESIGNS; ELECTRICAL PROPERTIES; INTERNATIONAL CONFERENCES; MAPPING METHODS; MESH-BASED NOC; NETWORK TOPOLOGIES; NOC ARCHITECTURES; PERFORMANCE METRICS; POWER CONSUMPTION; POWER-AWARE; PROGRAMMABLE SWITCHES; RE-CONFIGURABLE; RECONFIGURABLE NETWORKS; TRAFFIC CHARACTERISTICS;

ROUTERS;

EID: 52949130231     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2007.4601933     Document Type: Conference Paper

References (19)

1. L. Benini, and G. De Micheli. "Networks on Chip: A New Paradigm for Systems on Chip Design", Design, Automation and Test in Europe (DATE), 2002, pp. 418-419.
2. U. Y. Ogras, J. Hu, R. Marculescu, "Key Research Problems in NoC Design: A Holistic Perspective", Proc. CODES+ISSS, Jersey City, NJ, 2005.
3. U. Y. Ogras, R. Marculescu, "Application-Specific Network-on-Chip Architecture Customization via Long-Range Link Insertion", in IEEE/ACM Intl. Conf. on Computer Aided Design, San Jose, 2005.
4. J. Hu, R. Marculescu, "Energy- and Performance-Aware Mapping for Regular NoC Architectures", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol.24, No.4, 2005.
5. G. Ascia, V. Catania, and M. Palesi, "Multi-Objective Mapping for Mesh-based NoC Architectures," in. ISSS-CODES, 2004, pp. 182-187.
6. S.Murali, G. De Micheli, "Bandwidth-constrained mapping of cores onto NoC architectures," Design Automation and Test in Europe (DATE), 2004, pp. 896-901.
7. K. Srinivasan, K. S. Chama, and G. Konjevod, "Linear Programming Based Techniques for Synthesis of Network-on-Chip Architectures," in ICCD, 2004, pp. 422-429.
8. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, "Mapping and Configuration Methods for Multi-Use-Case Networks on Chips", Asia and South Pacific Design Automation Conference - ASP-DAC, 2006, pp. 146-151.
9. S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli, "A Methodology for Mapping Multiple Use Cases onto Networks on Chips," Design Automation and Test in Europe (DATE), 2006, pp. 118-123.
10. K. Srinivasan, and K. S. Chatha. "A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures", Design Automation and Test in Europe (DATE), 2006.
11. A. Pinto, L. P. Carloni, and A. L. Sangiovanni-Vincentelli, "Efficient Synthesis of Networks on Chip", in ICCD, 2003, pp. 146-150.
12. K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing, McGraw-Hill Book Co., New York, 1984.
13. H. Wang, "A Detailed Architectural-level Power Model for Router Buffers, Crossbars and Arbiters", Technical report, Princeton University, 2004.
14. H. Wang, X. Zhu, L. Peh and S. Malik, "Orion: A Power-Performance Simulator for Interconnection Networks", 35th International Symposium on Microarchitecture (MICRO), Turkey, 2002.
15. nd edition, Morgan Kaufmann Publishers, 2002.
16. M. Goudarzi, S. Hessabi, A. Mycroft "No-Overhead Polymorphism in Network-on-Chip Implementation of Object-Oriented Models," Design Automation and Test in Europe (DATE'04), February 2004.
17. G.Ascia, V. Catania, and M Palesi, "An Evolutionary Approach to Network-on-Chip Mapping Problem," in The IEEE Congress on Evolutionary Computation, 2005, pp.112-119.
18. K. Srinvasan, K. Chatha, and G. Konjevod "Linear Programming Based Techniques for Synthesis of Network-on-Chip Achitectures", IEEE Tran. on VLSI, Vol. 14, No. 4, 2006, pp. 407-420.
19. M. Kim, D. Kim, and E. Sobelman, "NoC link analysis under power and performance constraints" ISCAS, Greece, 2006.