Networks on chip: A new paradigm for systems on chip design

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 418-419

  Benini, Luca ^a   De Micheli, Giovanni ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT BASED DESIGN; NETWORKS ON CHIPS; ON CHIPS; PLUG-AND-PLAY; RELIABLE OPERATION; SYSTEMS ON CHIPS;

DESIGN; ENERGY UTILIZATION; EXHIBITIONS; PROGRAMMABLE LOGIC CONTROLLERS;

MICROPROCESSOR CHIPS;

EID: 84893783336     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998307     Document Type: Conference Paper

References (23)

1. L. Benini and G. De Micheli, "Networks on Chip: A New SoC paradigm," IEEE Computer, January 2002.
2. L. Benini, G. De Micheli, "Powering Networks on Chip," ISSS-International System Synthesis Symposium, October 2001, pp. 33-38.
3. L. Benini, G. De Micheli, "System-Level Power Optimization: Techniques and Tools," ACM Transactions on Design Automation of Electronic Systems, vol. 5, no. 2, pp. 115-192, April 2000.
4. W. Dally, "Route packets, not wires: on-chip interconnection networks," DAC-Design Automation Conference, pp. 684-689, June 2001.
5. D. Bertozzi, L. Benini and G. De Micheli, " Low-Power Error Resilient Encoding for On-chip Data Buses," DATE-International Conference on Design and Test Europe, 2002.
6. N. Cohen, T. Sriram, N. Leland, D. Moyer, S. Butler and R. Flatley, "Soft Error Considerations for Deep-Submicron CMOS Circuit Applications," IEDM, Proceedings of IEEE International Electron Device Meeting, pp. 315-318, 1999.
7. W. Dally and J. Poulton, Digital Systems Engineering, Cambridge University Press, 1998.
8. A. Deutsch, "Electrical Characteristics of Interconnections for High-Performance Systems," Proceedings of the IEEE, vol. 86, no. 2, pp. 315-355, February 1998.
9. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks: an Engineering Approach. IEEE Comp. Society Press, 1997.
10. K.Goossens, E. Rijpkema, P. Wielage, A. Peters and J. van Meerbergen, "Networks on Silicon: Combining Best Effort and Guaranteed Service," DATE-International Conference on Design and Test Europe, 2002.
11. P. Guerrier, A. Grenier, "A generic architecture for on-chip packet-switched interconnections," Design Automation and Test in Europe Conference, pp. 250-256, 2000.
12. R. Hedge, N. Shanbhag, "Toward achieving energy efficiency in presence of deep submicron noise," IEEE Transactions on VLSI Systems, pp. 379-391, vol. 8, no. 4, August 2000.
13. R. Ho, K. Mai, M. Horowitz, "The Future of wires," Proceedings of the IEEE, January 2001.
14. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1703-1714, Nov. 1996.
15. C. Patel, S. Chai, S. Yalamanchili, D. Shimmel, "Power constrained design of multiprocessor interconnection networks," IEEE International Conference on Computer Design, pp. 408-416, 1997.
16. W. Remaklus, "On-chip bus structure for custom core logic design," IEEE Wescon, pp. 7-14, 1998.
17. D.Sylvester and K.Keutzer, "A Global Wiring Paradigm for Deep Submicron Design," IEEE Transactions on CAD/ICAS, Vol.19, No. 2, pp. 242-252, February 2000.
18. T. Theis, "The future of Interconnection Technology," IBM Journal of Research and Development, Vol. 44, No. 3, May 2000, pp. 379-390.
19. J. Walrand, P. Varaiya, High-Performance Communication Networks. Morgan Kaufman, 2000.
20. W. Weber, "CPU Performance Comparison: Standard Computer Bus Versus SiliconBacplane," www.sonics.com, 2000.
21. J. Williams, N.Heintze and B. Ackland, "Communication Mechanisms for Parallel DSP Systems on Chip," DATE-International conference on Design and Test Europe, 2002.
22. R. Yoshimura, T. Koat, S. Hatanaka, T. Matsuoka, K. Taniguchi, "DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs," IEEE Solid-State Circuits Conference, pp. 371-371, Jan. 2000.
23. http://public.itrs.net/