Microarchitectural denial of service: Insuring microarchitectural fairness

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2002-January, Issue , 2002, Pages 409-418

  Grunwald, Dirk ^a   Ghiasi, Soraya ^a  

^a UCB 450   (United States)

Author keywords

Aggregates; Bandwidth; Computer crime; Counting circuits; Hardware; Microarchitecture; Multithreading; Processor scheduling; Surface mount technology; Yarn

Indexed keywords

AGGLOMERATION; AGGREGATES; BANDWIDTH; COMPUTER ARCHITECTURE; COMPUTER CRIME; COMPUTER HARDWARE; COUNTING CIRCUITS; HARDWARE; PROGRAM PROCESSORS; SCHEDULING; SCHEDULING ALGORITHMS; SURFACE MOUNT TECHNOLOGY; TRANSMISSION CONTROL PROTOCOL; YARN;

COMPUTATIONAL BANDWIDTH; HIGH SPEED IMPLEMENTATION; MICRO ARCHITECTURES; MULTI-THREADING; PERFORMANCE COUNTERS; PROCESSOR SCHEDULING; SCHEDULING MECHANISM; SIMULTANEOUS MULTI-THREADING;

MULTITASKING;

EID: 84948985101     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2002.1176268     Document Type: Conference Paper

References (19)

1. T. R. Puzak A. Hartstein. The optimum pipeline depth for a microprocessor. In 29th Annual International Symposium on Computer Architecture, May 2002.
2. Bob Bentley and Rand Gray. Validating the intel pentium 4 processor. Intel Technology Journal, Q1, 2001.
3. Intel Corp. IA32 Intel Architecture Software Developer's Manual Volume 1: Basic Architecture, 2001.
4. Intel Corp. IA32 Intel Architecture Software Developer's Manual Volume 2: Instruction Set Reference, 2001.
5. Intel Corp. IA32 Intel Architecture Software Developer's Manual Volume 3: System Programming Guide, 2001.
6. Intel Corp. Intel Pentium 4 Processor Optimization Reference Manual, 2001.
7. Timothy Cramer, Richard Friedman, Terrence Miller, David Seberger, Robert Wilson, and Mario Wolczko. Compiling java just in time. MICRO, 17(3):36-43, May/June 1997.
8. M. S. Hrishikesh, Norman P. Jouppi, Keith I. Farkas, Doug Burger, Stephen W. Keckler, and Premkishore Shivakumar. The optimal useful logic depth per pipeline stage is 6-8 fo4. In 29th Annual International Symposium on Computer Architecture, May 2002.
9. Diana Keen, Frederic T. Chong, Premkumar Devanbu, Matthew Farrens, Jeremy Brown, Jennifer Hollfelder, and Xiu Tin Zhuang. Memory Issues in Hardware-Supported Software Safety. In Workshop on Memory Performance Issues (ISCA 2001), July 2001.
10. Diana Keen, Foo Lim, Frederic T. Chong, Premkumar Devanbu, Matthew Farrens, Paul Sultana, Cathy Zhuang, and Ravishankar Rao. Hardware support for pointer safety in commodity microprocessors. Technical Report CSE-2002-1, UC Davis, 2002.
11. Ruby B. Lee, Zhijie Shi, and Xiao Yang. Efficient permutation instructions for fast software cryptography. IEEE Micro, 21(6):56-69, 2001.
12. Allan Snavely and Dean M. Tullsen. Symbiotic jobscheduling for a simultaneous multithreading processor. In Architectural Support for Programming Languages and Operating Systems, pages 234-244, 2000.
13. Allan Snavely, Dean M. Tullsen, and Geoff Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS 02), 2001.
14. Eric Sprangle and Doug Carmean. Increasing processor performance by implementing deeper pipelines. In 29th Annual International Symposium on Computer Architecture, May 2002.
15. Techtarget. com. Technology terms: Denial of service. Available at http://http://whatis. Techtarget. com /definition/ 0, 289893, sid9 gci213591, 00. html.
16. Dean M. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In 22nd Annual Computer Measurement Group Conference, Dec 1996.
17. Dean M. Tullsen, Susan Eggers, and Henry M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of the22th Annual International Symposium on Computer Architecture, 1995.
18. Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, and Rebecca L. Stamm. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In ISCA, pages 191-202, 1996.
19. Lisa Wu, Chris Weaver, and Todd Austin. Cryptomaniac: A fast flexible architecture for secure communication. In Proceedings of the 28th annual international symposium on on Computer architecture, pages 110-119. ACM Press, 2001.