Modeling crosstalk in statistical static timing analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 974-979

  Gandikota, Ravikishore ^a   Blaauw, David ^a   Sylvester, Dennis ^a  

^a The Department of Civil and Environmental Engineering   (United States)

Author keywords

Crosstalk; Delay noise; SSTA

Indexed keywords

DELAY NOISE; SSTA;

ARSENIC COMPOUNDS; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; NETWORKS (CIRCUITS); SIGNAL PROCESSING; STATISTICAL METHODS; SYSTEMS ANALYSIS; TIME MEASUREMENT; TIMING DEVICES;

CROSSTALK;

EID: 51549083052     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555961     Document Type: Conference Paper

References (16)

1. P. D. Gross, R. Arunachalam, K. Rajagopal and L.T. Pilleggi, "Determining the Worst-Case Aggressor Alignment for Delay Calculation," in Proc. of International Conference on Computer Aided Design, pp. 212-219, 1998.
2. A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhou, K. Gala, and R. Panda,"Statistical delay computation considering spatial correlations," in ACM/IEEE Asia-Pacific Design Automation Conference, 2003.
3. M. Orshansky and K. Keutzer,"A general probabilistic framework for worst case timing analysis," in Proc. of Design Automation Conference, pp. 556-561,2002.
4. A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis using bounds and selective enumeration," in IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1243-1260, 2003.
5. H. Chang and S. Sapatnekar,"Statistical timing analysis considering spatial correlations using a single pert-like traversal," in Proc. of International Conference on Computer Aided Design, pp. 621-625, 2003.
6. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan, "First-order incremental block-based statistical timing analysis" in Proc. of Design Automation Conference, pp. 331-336, 2004.
7. J. Le, X. Li and L. T. Pileggi, "STAC: Statistical Timing Analysis with Correlation," in Proc. of Design Automation Conference, pp. 343-348, 2004.
8. D. Sinha and H. Zhou, "A Unified Framework for Statistical Timing Analysis with Coupling and Multiple Input Switching," in Proc. of International Conference on Computer Aided Design, pp. 837-843, 2005.
9. R. Tayade, V. K. Kalyanam, S. Nassif, M. Orshansky and J. Abraham," Estimating Path Delay Distribution Considering Coupling Noise," in Proc. of ACM Great Lakes symposium on VLSI, pp. 61-66, 2007.
10. T. Sato, Y. Cao, D. Sylvester and C. Hu, "Characterization of Interconnect Coupling Noise using In-situ Delay Change Curve Measurements," in Proc. of IEEE ASIC/SOC Conference, pp. 321-325, 2000.
11. K. Agarwal, T. Sato, Y. Cao, D. Sylvester and C. Hu, "Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis," in Proc. of Design Automation Conference, pp. 342-348, 2004.
12. K. Agarwal, M. Agarwal, D. Sylvester and D. Blaauw, "Statistical Interconnect Metrics for Physical Design Optimization" in IEEE Trans, of Computer Aided Design of Integrated Circuits and Systems, pp. 1273-1288,2006.
13. A. B. Kahng, B. Liu, X. Xu, "Statistical Gate Delay Calculation with Crosstalk Alignment Considered" in Proc. of ACM Great Lakes symposium on VLSI, pp. 223-228, 2006.
14. A. Papoulis, S. U. Pillai, "Probability, Random Variables and Stochastic Processes", ISBN 0073660116, 4th edition, 2002.
15. R. Gandikota, K. Chopra, D. Blaauw, D. Sylvester, M. Becer and J. Geada, "Victim Alignment in Crosstalk Aware Timing Analysis." in Proc. of International Conference on Computer Aided Design, 2007
16. P Chen, Y Kukimoto, K. Keutzer, "Refining switching window by time slots for crosstalk noise calculation," in Proc. of International Conference on Computer Aided Design, pp. 583-586, 2002.