Victim alignment in crosstalk aware timing analysis

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 698-704

  Gandikota, Ravikishore ^a   Chopra, Kaviraj ^a   Blaauw, David ^a   Sylvester, Dennis ^a   Becer, Murat ^b   Geada, Joao ^b  

^a The Department of Civil and Environmental Engineering   (United States)

^b CLK Design Automation   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

A-PRIORI; CIRCUIT DELAYS; COMPUTER-AIDED DESIGN; COUPLING NOISE; HEURISTIC TECHNIQUES; INPUT TRANSITION; INTERNATIONAL CONFERENCES; LATEST ARRIVAL; LOSS OF ACCURACY; NON-LINEAR; RIGOROUS ANALYSIS; RUN-TIME; STATIC TIMING ANALYSIS; TIMING ANALYSIS; TIMING WINDOW;

ALIGNMENT; AUTOMOBILE DRIVERS; DESIGN; HEURISTIC METHODS; NETWORKS (CIRCUITS); STANDARDS; STATIC ANALYSIS; TIME MEASUREMENT; TIMING CIRCUITS;

LAW ENFORCEMENT;

EID: 50249164907     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397347     Document Type: Conference Paper

References (16)

1. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design", in IEEE/ACM International Conference on Computer-Aided Design, pages 524-531, 1996.
2. S. S. Sapatnekar, "A Timing Model Incorporating the Effect of Crosstalk on Delay and its Application to Optimal Channel Routing", in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 550-559, 2000.
3. R. Arunachalam, K. Rajagopal, and L. T Pilleggi, "Taco: Timing analysis with coupling", in IEEE/ACM Design Automation Conference, pages 266-269, 2000.
4. H. Zhou, N. Shenoy and W. Nicholls, "Timing Analysis with Crosstalk is a Fixpoint on a Complete Lattice", in IEEE/ACM Design Automation Conference, pages 714-719, 2001.
5. P.D. Gross, R. Arunachalam, K. Rajagopal, L.T. Pileggi, "Determination of worst-case aggressor alignment for delay calculation", in IEEE/ACM International Conference on Computer-Aided Design, pages 212-219, 1998.
6. L.H. Chen, M. Sadowska, "Aggressor Alignment for Worst-Case Coupling Noise", in Proceedings of International Symposium on Physical Design, pages 48-54, 2000.
7. P. Chen, D.A. Kirkpatrick, K. Keutzer, "Miller Factor for Gate-Level Coupling Delay Calculation", in IEEE/ACM International Conference on Computer-Aided Design, pages 68, 2000.
8. A. B. Kahng, S. Muddu and E. Sarto, "On Switch Factor Based Analysis of Coupled RC Interconnects", in IEEE/A CM Design Automation Conference, pages 79-84, 2000.
9. J. M. Wang, O. Hafiz, and P. Chen, "A non-iterative model for switching window computation with crosstalk noise", in Proceedings of Asia and South Pacific Design Automation Conference, pages 846-851, 2004.
10. S. H.Choi, F. Dartu, K. Roy, "Timed Pattern Generation for Noise-on-Delay Calculation", in IEEE/ACM Design Automation Conference, pages 870-873, 2002.
11. T. Xiao, M. Sadowska, "Worst Delay Estimation in Crosstalk Aware Static Timing Analysis", in IEEE/ACM International Conference on Computer Design, pages 115-120, 2000.
12. M.R. Becer, V. Zolotov, R.Panda, A. Grinshpon, I. Algor, R. Levy, C. Oh, "Pessimism reduction in crosstalk noise aware STA", in IEEE/ACM International Conferences on Computer Aided Design, pages 954-961, 2005.
13. I. Keller, K. Tseng, and N.Verghese, "A Robust Cell-Level Crosstalk Delay Change Analysis," in ACM/IEEE International Conferences on Computer Aided Design, pages 147-154, 2004.
14. S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov, J. Zuo, "Driver modeling and alignment for worst-case delay-noise", in ACM/IEEE Design Automation Conference, pages 720-725, 2001.
15. J.F. Croix and D.F. Wong, "Blade and Razor: Cell and interconnect delay analysis", in ACM/IEEE Design Automation Conference, pages 386-389, June 2003.
16. R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Griashpon, C. Oh, B. Orshay, S. Sirichotiyakul, and V. Zolotov, "ClariNet: A noise analysis tool for deep submicron design", in ACM/IEEE Design Automation Conference, pages 233 - 238, 2000.