Estimating path delay distribution considering coupling noise

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2007, Pages 61-66

  Tayade, Rajeshwary G ^a   Kalyanam, Vijay Kiran ^b   Nassif, Sani ^c   Orshansky, Michael ^a   Abraham, Jacob ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

^b ADVANCED MICRO DEVICES   (United States)

^c Austin Research Lab   (United States)

Author keywords

Coupling; Crosstalk; Dynamic delay variation

Indexed keywords

CAPACITANCE; CROSSTALK; MATHEMATICAL MODELS; OPTIMIZATION; STATISTICAL METHODS; SWITCHING; TIME DOMAIN ANALYSIS;

COUPLING NOISE; DELAY VARIANCE; DYNAMIC DELAY VARIATION;

DELAY CIRCUITS;

EID: 34748887647     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1228784.1228804     Document Type: Conference Paper

References (18)

1. R. Arunachalam, K. Rajagopal, L. T. Pileggi, TACO: Timing Analysis With Coupling, Proc. of Design Automation Conf., pp 266-269, Los Angeles, CA, June 2000.
2. A. Khang, S. Muddu, E. Sarto, On Switch Factor Based Analysis of Coupled RC Interconnects, Design Automation Conf., pp 79-84, 2000.
3. S. Sapatnekar, A Timing Model Incorporating the Effect of Crosstalk on Delay and its Application to Optimal Channel Routing, IEEE Tran. on Computer Aided Design, Vol. 19, pp.550-559, 2000.
4. D. Sinha and H. Zhou, A Unified Framework for Statistical Timing Analysis with Coupling and Multiple Input Switching, Internation Conf. on Computer Aided Design, pp. 837-843, San Jose, CA, 2005.
5. J.Le, X. Li and L.Pileggi, STAC: Statistical Timing with correlation, Proc. of the Design Automation Conf., pp.343-348, 2004.
6. K. Agarwal, T.Sato, Y.Cao, D.Slyvester, and C.Hu, Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis, Proc. of 4th Int. Symposium of Quality Electronic Design (ISQED), 2003.
7. M. Kulkarni, T. Chen, A Sensitivity Based Approach to Analyzing Signal Delay Uncertainty of Coupled Interconnects, Proc. of 5th Int. Symposium of Quality Electronic Design (ISQED), 2004.
8. T.M. Mak, A. Kristic, K-T. Cheng, L-C. Wang, New Challenges in Delay Testing of Nanometer Multigigahertz Designs, IEEE CASS, 2004.
9. A. Gattiker, S. Nassif, R. Dinakar, C. Long, Timing Yield Estimation from Static Timing Analysis, ISQED 2001.
10. J. Grodstein, D. Bhavasar, V. Bettada, R. Davies, Automatic Generation for Critical-Path Tests for a Partial-Scan Microprocessor,ICCD, 2003.
11. J.-J. Liou, K.-T. Cheng, S. Kundu and A. Krstic, Fast Statistical Timing Analysis by Probabilistic Event Propagation Proc. of Design Automation Conference, pp. 661-666, June 2001
12. J. H. Friedman. Multivariate adaptive regression splines, Annals of Statistics, Vol. 19, pp. 1-14, 1991.
13. C.V. Kashyap, C.J. Alpert, A. Devgan, An Effective Capacitance Based Delay Metric for RC Interconnect Proc. of Int. Conf. on Computer Aided Design, pp. 229-234, San Jose, CA, Nov 2000.
14. C Alpert, A. Devgan, and C Kashyap, A two moment RC delay metric for performance optimization, ISPD, pp. 69-74, 2000
15. L.O. Wang, J. Liou, K-T. Cheng, Critical Path Selection for Delay Fault Testing Based on Statistical Timing Model, IEEE Tran. on Computer Aided Design for Integrated Circuits and Systems, Vol. 23, pp. 1550-1565, 2004.
16. P. Variyam, A.Chatterjee, Specification-Driven Test Design for Analog Circuits, IEEE Intl. Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 335-340, Nov. 1998.
17. C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, S. Narayan, First-Order Incremental Block-Based Statistical Timing Analysis, Design Automation Conference, June 2004.
18. B. Stine, et al. A Closed-Form Analytic Modek for ILD Thickness Variation in CMP Processes, Proc. CMP-MIC, Santa Clara, CA, Feb, 1997.