Hybrid timing analysis of modern processor pipelines via hardware/software interactions

Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS

Volumn , Issue , 2008, Pages 285-294

  Mohan, Sibin ^a   Mueller, Frank ^a  

^a North Carolina State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TIMING ANALYSIS;

CHLORINE COMPOUNDS; COMPUTER NETWORKS; EMBEDDED SYSTEMS; FLOW INTERACTIONS; INTEGRATED CIRCUITS; PIPELINES; STATIC ANALYSIS; SYSTEMS ANALYSIS; TIME MEASUREMENT;

REAL TIME SYSTEMS;

EID: 51249106950     PISSN: 15453421     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2008.19     Document Type: Conference Paper

References (38)

1. A. V. Aho, R. Sethi, and J. D. Ullman. Compilers - Principles, Techniques, and Tools. Addison-Wesley, 1986.
2. A. Anantaraman, K. Seth, K. Patil, E. Rotenberg, and F. Mueller. Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (visa). In IEEE Real-Time Systems Symposium, pages 114-125, Dec. 2004.
3. R. Arnold, F. Mueller, D. B. Whalley, and M. Harmon. Bounding worst-case instruction cache performance. In IEEE Real-Time Systems Symposium, pages 172-181, Dec. 1994.
4. I. Bate and R. Reutemann. Worst-case execution time analysis for dynamic branch predictors. In Euromicro Conference on Real-Time Systems, pages 215-222, 2004.
5. C. Berg. PLRU cache domino effects. In 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2006.
6. G. Bernat, A. Colin, and S. Petters. Wcet analysis of probabilistic hard real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2002.
7. S. Borkar. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro, 25(6):10-16, Nov/Dec 2005.
8. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: The simplescalar tool set. Technical Report CS-TR-1996-1308, University of Wisconsin, Madison, July 1996.
9. C. Burguiere and C. Rochange. A contribution to branch prediction modeling in wcet analysis. In Design, Automation and Test in Europe, pages 612-617, 2005.
10. C-Lab. Wcet benchmarks. Available from http://www.clab.de/home/en/ download.html.
11. K. Chen, S. Malik, and D. I. August. Retargetable static timing analysis for embedded software. In Proceedings of the International Symposium on System Synthesis (ISSS), October 2001.
12. D. Cormie. The ARM 11 microarchitecture. 2002.
13. A. Cristal, O. Santana, M. Valero, and J. Martinez. Toward kilo-instruction processors. ACM Trans. Archit. Code Optim., 1(4):389-417, 2004.
14. S. Edgar and A. Burns. Statistical analysis of WCET for scheduling. In 22nd IEEE Real-Time Systems Symposium, pages 215-224, 2001.
15. J. Engblom. Processor Pipelines and Static Worst-Case Execution Time Analysis. PhD thesis, Dept. of Information Technology, Uppsala University, 2002.
16. J. Engblom. Analysis of the execution time unpredictability caused by dynamic branch prediction. In IEEE Real-Time Embedded Technology and Applications Symposium, page 152, 2003.
17. A. Hamann, M. Jersak, K. Richter, and R. Ernst. Design space exploration and system optimization with symta/s - symbolic timing analysis for systems. In IEEE Real-Time Systems Symposium, pages 469-478, Dec. 2004.
18. C. A. Healy, R. D. Arnold, F. Mueller, D. Whalley, and M. G. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, 48(1):53-70, Jan. 1999.
19. R. Heckmann, M. Langenback, S. Thesing, and R. Wilhelm. The influence of processor architecture on the design and the results of WCET tools. Proceedings of the IEEE, pages 1038-1054, July 2003.
20. A. Hergenhan and W Rosenstiel. Static timing analysis of embedded software on advanced processor architectures. In DATE, pages 552-559, 2000.
21. X. S. Hu, Z. Tao, and E. H. M. Sha. Estimating probabilistic timing performance for real-time embedded systems. Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, 9(6):833-844, 2001. 1063-8210.
22. P. Hurat, Y.-T. Wang, and N. Vergese. Sub-90 nanometer variability is here to stay. EDA Tech Forum, 2(3):26-28, Sept. 2005.
23. C. Liu and J. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. of the Association for Computing Machinery, 20(1):46-61, Jan. 1973.
24. T. Lunqvist. A WCET Analysis Method for Pipelined Microprocessors with Cache Memories. PhD thesis, Chalmers University, 2002.
25. S. Mohan and F. Mueller. Fixed-point loop analysis for highend embedded processor pipelining via hardware/software interactions. In preparation for LCTES, page (to be submitted), 2008.
26. S. Mohan, F. Mueller, W. Hawkins, M. Root, C. Healy, and D. Whalley. Parascale: Expoliting parametric timing analysis for real-time schedulers and dynamic voltage scaling. In IEEE Real-Time Systems Symposium, pages 233-242, Dec. 2005.
27. S. Mohan, F. Mueller, D. Whalley, and C. Healy. Timing analysis for sensor network nodes of the atmega processor family. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 405-414, Mar. 2005.
28. F. Mueller. Timing analysis for instruction caches. Real-Time Systems, 18(2/3):209-239, May 2000.
29. S. Palacharla, N. P. Jouppi, and J. E. Smith. Complexityeffective superscalar processors. In ISCA, pages 206-218, 1997.
30. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. Real-Time Systems, 1(2):159-176, Sept. 1989.
31. H. Ramaprasad and F. Mueller. Tightening the bounds on feasible preemption points. In IEEE Real-Time Systems Symposium, pages 212-222, Dec. 2006.
32. J. Schneider. Combined Schedulability and WCET Analysis for Real-Time Operating Systems. PhD thesis, Universitaet des Saarlandes, 2002.
33. th International Symposium on Computer Architecture, pages 135-148, Minneapolis, 1981.
34. B. Sprunt. Pentium 4 performance monitoring features. 2002.
35. H. Theiling and C. Ferdinand. Combining abstract interpretation and ilp for microarchitecture modelling and program path analysis. In IEEE Real-Time Systems Symposium, pages 144-153, Dec. 1998.
36. S. Thesing, J. Souyris, R. Heckmann, F. Randimbivololona, M. Langenbach, R. Wilhelm, and C. Ferdinand. An Abstract Interpretation-Based Timing Validation of Hard Real-Time Avionics. In Proceedings of the International Performance and Dependability Symposium (IPDS), June 2003.
37. G. D. Veciana, M. Jacome, and J.-H. Guo. Assessing probabilistic timing constraints on system performance. Design Automation for Embedded Systems, 5(1):61-81, 2000.
38. J. Wegener and F. Mueller. A comparison of static analysis and evolutionary testing for the verification of timing constraints. Real-Time Systems, 21(3):241-268, Nov. 2001.