Worst-case execution time analysis for dynamic branch predictors

Proceedings - Euromicro Conference on Real-Time Systems

Volumn 16, Issue , 2004, Pages 215-222

  Bate, Iain ^a   Reutemann, Ralf ^a  

^a UNIVERSITY OF YORK   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; COMPUTER SOFTWARE; CONTROL SYSTEMS; DATA REDUCTION; PROBLEM SOLVING; REAL TIME SYSTEMS;

BRANCH PREDICTORS; PROGRAM ANALYSIS; TIME ANALYSIS; WORST-CASE EXECUTION TIME (WCET);

MICROPROCESSOR CHIPS;

EID: 5644300715     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. T. Austin, E. Larson, and D. Ernst. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59-67, 2002.
2. R. Chapman, A. Wellings, and A. Burns. Integrated Program Proof and Worst-Case Timing Analysis of SPARK Ada. In Proceedings of the Workshop on Language, Compiler, and Tool Support for Real-Time Systems, pages 135-148, 1994.
3. A. Colin and I. Puaut. Worst Case Execution Time Analysis for a Processor with Branch Prediction. Real-Time Systems Journal, 18(2/3):249-274, 2000.
4. J. Engblom. Effects of Branch Predictors on Execution Time. Technical Report 2002-013, Department of Computer Science, Uppsala University, Sweden, 2002.
5. C. A. Healy, M. Sjödin, V. Rustagi, and D. B. Whalley. Bounding Loop Iterations for Timing Analysis. In Proceedings of the 4th IEEE Real-Time Technology and Applications Symposium (RTAS), pages 12-21, Denver, Colorado, USA, 1998.
6. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 3rd edition, 2002.
7. T. Lundqvist and P. Stenström. Empirical Bounds on Data Caching in High-Performance Real-Time Systems. Technical Report 99-4, Chalmers University of Technology, Sweden, 1999.
8. T. Mitra, A. Roychoudhury, and X. Li. Timing Analysis of Embedded Software for Speculative Processors. In Proceedings of the 15th International Symposium on System Synthesis, Kyoto, Japan, 2002.
9. F. Müller, D. B. Whalley, and M. Harmon. Predicting Instruction Cache Behavior. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Real-Time Systems, Orlando, Florida, USA, 1994.
10. A. C. Shaw. Reasoning about Time in Higher-Level Language Software. IEEE Transactions on Software Engineering, 15(7):875-889, 1989.
11. J. E. Smith. A Study of Branch Prediction Strategies. In Proceedings of the 8th International Symposium on Computer Architecture, pages 135-148, Minneapolis, Minnesota, USA, 1981.
12. T.-Y. Yeh and Y. N. Patt. A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History. In Proceedings of the 20th Annual International Symposium on Computer Architecture (ISCA), pages 257-266, San Diego, California, USA, 1993.