A case for thermal-aware floorplanning at the microarchitectural level

Journal of Instruction-Level Parallelism

Volumn 7, Issue , 2005, Pages

  Sankaranarayanan, Karthik ^a   Velusamy, Sivakumar ^a,c   Stan, Mircea ^b   Skadron, Kevin ^a  

^a University of Virginia   (United States)

^b UNIVERSITY OF VIRGINIA   (United States)

^c XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 27444438269     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. D. F. Wong and D. L. Liu, "A new algorithm for floorplan design," in Proceedings of the Design Automation Conference, pp. 101-107, June 1986.
2. W. Huang, M. R. Stan, K. Skadron, S. Ghosh, K. Sankaranarayanan, and S. Velusamy, "Compact thermal modeling for temperature-aware design," in Proceedings of the ACM/IEEE 41st Design Automation Conference, pp. 878-883, June 2004.
3. V. Agarwal, S. W. Keckler, and D. Burger, "The effect of technology scaling on microarchitectural structures," Tech. Rep. TR-00-02, University of Texas at Austin Computer Sciences, May 2001.
4. K. Banerjee and A. Mehrotra, "Global (interconnect) warming," IEEE Circuits and Devices Magazine, vol. 17, pp. 16-32, September 2001.
5. R. H. J. M. Otten and R. K. Brayton, "Planning for performance," in DAC '98: Proceedings of the 35th annual conference on Design automation, pp. 122-127, 1998.
6. S. H. Gerez, Algorithms for VLSI Design Automation. John Wiley & Sons, Inc., 1999.
7. M. Sarrafzadeh and C. K. Wong, An Introduction to VLSI Physical Design. McGraw-Hill Higher Education, 1996.
8. L. Stockmeyer, "Optimal orientations of cells in slicing floorplan designs," Information and Control, vol. 57, no. 2-3, pp. 91-101, 1983.
9. R. H. J. M. Otten, "Efficient floorplan optimization," in Proceedings of the International Conference of Computer Design, pp. 499-502, 1983.
10. M. Ekpanyapong, J. R. Minz, T. Watewai, H. S. Lee, and S. K. Lim, "Profile-guided microarchitectural floorplanning for deep submicron processor design.," in Proceedings of the 41th Design Automation Conference, pp. 634-639, 2004.
11. J. Cong, A. Jagannathan, G. Reinman, , and M. Romesis, "Microarchitecture evaluation with physical planning," in Proceedings of the 40th Design Automation Conference, June 2003.
12. G. Chen and S. Sapatnekar, "Partition-driven standard cell thermal placement," in ISPD '03: Proceedings of the 2003 international symposium on Physical design, pp. 75-80, 2003.
13. C. N. Chu and D. F. Wong, "A matrix synthesis approach to thermal placement," in ISPD '97: Proceedings of the 1997 international symposium on Physical design, pp. 163-168, 1997.
14. W. Hung, Y. Xie, N. Vijaykrishnan, C. Addo-Quaye, T.Theocharides, and M. J. Irwin, "Thermal-aware floorplanning using genetic algorithms," in Sixth International Symposium on Quality of Electronic Design (ISQED'05), March 2005.
15. M. Ekpanyapong, M. B. Healy, C. S. Ballapuram, S. K. Lim, H. S. Lee, and G. H. Loh, "Thermal-aware 3d microarchitectural floorplanning," Tech. Rep. GIT-CERCS-04-37, Georgia Institute of Technology Center for Experimental Research in Computer Systems, 2004.
16. K. Sankaranarayanan, S. Velusamy, and K. Skadron, " Microarchitectural floorplanning for thermal management: A technical report," Tech. Rep. CS-2005-08, University of Virginia Department of Computer Science, May 2005.
17. Y. Han, I. Koren, and C. A. Moritz, "Temperature aware floorplanning," in Second Workshop on Temperature-Aware Computer Systems(TACS-2), held in conjunction with ISCA-32, June 2005.
18. S. N. Adya and I. L. Markov, "Fixed-outline floorplanning : Enabling hierarchical design," IEEE Transactions on VLSI, vol. 11, pp. 1120-1135, December 2003.
19. Standard Performance Evaluation Corporation, "SPEC CPU2000 Benchmarks." http://www.specbench.org/osg/cpu2000.
20. D. C. Burger and T. M. Austin, "The SimpleScalar tool set, version 2.0," Computer Architecture News, vol. 25, pp. 13-25, June 1997.
21. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proceedings of the 27th Annual ACM/IEEE International Symposium on Computer Architecture, pp. 83-94, June 2000.
22. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, and D. Tarjan, "Temperature-aware microarchitecture," in Proceedings of the 30th Annual ACM/IEEE International Symposium on Computer Architecture, pp. 2-13, Apr. 2003.
23. SIA, International Technology Roadmap for Semiconductors, 2001.
24. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, "Automatically characterizing large scale program behavior," in Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 45-57, October 2002.