Performance and power evaluation of a 3D CMOS/Nanomaterial reconfigurable architecture

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 758-764

  Dong, Chen ^a   Chen, Deming ^a   Tanachutiwat, Sansiri ^b   Wang, Wei ^b  

^a University of Illinois at Urbana Champaign   (United States)

^b Indiana University Purdue University Indianapolis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

NANO-MATERIALS; RE-CONFIGURABLE ARCHITECTURE;

BENCHMARKING; CARBON NANOTUBES; COMPUTER AIDED DESIGN; COMPUTER NETWORKS; ELECTRIC WIRE;

NANOSTRUCTURED MATERIALS;

EID: 50349100130     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397357     Document Type: Conference Paper

References (29)

1. C. Ababei, P. Maidee, and K. Bazargan, "Exploring Potential Benefits of 3D FPGA Integration," in Field Programmable Logic and Application, vol. 3203/2004: Springer Berlin /Heidelberg, 2004.
2. E. Ahmed and J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," in IEEE Trans. on VLSI, Vol 12, No. 3, pp. 288-298, March 2004.
3. M. D. Austin, A. Ge, W. Wu, M. Li, Z. Yu, et al., "Fabrication of 5 nm linewidth and 14 nm pitch features by nanoimprint lithography," App. Phy. Lett, vol. 84, no. 26, pp. 5299-5301, 2004.
4. V. Betz, J. Rose and A. Marquardt, "Architecture and CAD for Deep-Submicron FPGAs," Kluwer Academic Publishers, February 1999.
5. D. Chen and J. Cong, "DAOmap: A Depth-Optimal Area Optimization Mapping Algorithm for FPGA Designs," ICCAD, Nov. 2004.
6. Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. Li, et al., "Nanoscale molecular-switch crossbar circuits," Nanotechnology, vol. 14, 2003.
7. W. R. Davis, et al., "Demystifying 3D ICs: the pros and cons of going vertical," IEEE, Design & Test of Computers, vol. 22, no. 6, pp. 498-510, 2005.
8. A. DeHon, "Nanowire-based programmable architectures," ACM Journal on Emerging Technologies in Computing Systems, vol. 1, no. 2, pp. 109-162, 2005.
9. A. DeHon, et. al. "3D nanowire-based programmable logic," Proceedings of Nanonet Conference, Sept. 2006.
10. C. Dong and W. Wang, "Exploring Carbon Nanotubes and NiSi Nanowires As On-Chip Interconnections" ISCAS 2006.
11. A. Gayasen, N. Vijaykrishana, M. J. Irwin, "Exploring Technology Alternatives for Nano-Scale FPGA Interconnects", DAC, 2005.
12. S. C. Goldstein and M. Budiu, "NanoFabric: Spatial Computing using Molecular Electronics," Int. Symp. on Computer Architecture, 2001.
13. J. Hone, et al, "Electrical and Thermal Transport Properties of Magnetically Aligned Single Wall Carbon Nanotube Films," App. Phy. Lett., vol. 77, No. 5, pp. 666-668, 2000.
14. A. Kawabata, et.al. "Carbon nanotube vias for future LSI interconnects", IEEE Inter. Interconnect Tech. Conf., June 2004.
15. F. Li, Y. Lin, L. He, D. Chen, and J. Cong, "Power Modeling and Characteristics of Field Programmable Gate Arrays," TCAD, vol. 24, Issue 11, pp. 1712-1724, Nov. 2005.
16. M. Lin, A. El Gamal, Y.C. Lu, S. Wong, "Performance Benefits of Monolithically Stacked 3D-FPGA," FPGA, 2006.
17. A. Naeemi, R. Sarvari, and J. D. Meindl, "Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)", IEEE Electron Device Letters, vol. 26, pp. 84-86, Feb. 2005.
18. R. M. P. Rad and M. Tehranipoor, "A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing," in DAC 2006.
19. A. Raychowdhury and K. Roy, "Circuit Modeling of Carbon Nanotube Interconnects and their Performance Estimation in VLSI Design", Proc. of IWCE, West Lafayette, Nov 2004.
20. A. Raychowdhury and K. Roy, "Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technology," TCAD, vol. 25, no. 1, Jan. 2006.
21. E. M. Sentovich et. al. "SIS: A System for Sequential Circuit Synthesis," Dept. of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, 1992.
22. G. Snider and S. Williams, "Nano/CMOS architecture using a field-programmable nanowire interconnect," Nanotechnology, vol. 18, 2007.
23. G. Snider, P. Kuekes, and R. S. Williams, "CMOS-like logic in defective nanoscale crossbars," Nanotechnology, vol. 15, 2004.
24. N. Srivastava, R. V. Joshi, and K. Banerjee, "Carbon nanotube interconnects: implications for performance, power dissipation and thermal management," IEDM, pp. 249-252, 2005.
25. D. B. Sfrukov and K. K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, no. 888-900, 2005.
26. Y. Wu, J. Xiang, C. Yang, W. Lu, and C. M. Lieber, "Single-crystal metallic nanowires and metal/semiconductor nanowire heterostructures", Nature, vol. 430, pp. 61-65, July 2004.
27. W. Zhang, N. Jha, and L. Shang, "NATURE: A Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture," DAC, 2006.
28. "International technology roadmap for semiconductors," http://public.itrs.net, 2005.
29. NRAM™, Nantero, http://www.nantero.com/tech.html.