A cooperative, accurate solving framework for optimal allocation, scheduling and frequency selection on energy-efficient MPSoCs

2006 International Symposium on System-on-Chip, SOC

Volumn , Issue , 2006, Pages

  Ruggiero, Martino ^a   Gioia, Pari ^a   Alessio, Guerri ^a   Benini, Luca ^a   Michela, Milano ^a   Bertozzi, Davide ^b   Andrei, Alexandru ^c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF FERRARA   (Italy)

^c LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CONSERVATION; ENERGY DISSIPATION; ENERGY EFFICIENCY; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; NUCLEAR PROPULSION; OPTIMIZATION; PROGRAMMABLE LOGIC CONTROLLERS; SCHEDULING;

COST MODELS; DISCRETE VOLTAGE; ENERGY-EFFICIENT; FREQUENCY SELECTION; FREQUENCY SWITCHING; INTERNATIONAL SYMPOSIUM; MULTI-PROCESSOR SYSTEMS; NOVEL METHODOLOGY; NP-COMPLETE; OPTIMAL ALLOCATION; OPTIMALITY; QUALITY OF RESULTS; SIMPLIFYING ASSUMPTIONS; SOFTWARE OPTIMIZATIONS; SYSTEM ENERGY; SYSTEM ON CHIPS;

FREQUENCY ALLOCATION;

EID: 50049117884     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSOC.2006.321997     Document Type: Conference Paper

References (24)

1. L. Benini, D. Bertozzi, A. Guerri and M. Milano, Allocation and Scheduling for MPSoCs via Decomposition and No-Good Generation. In "Proc. of International Joint Conferenceon ArtificialIntelligence (IJCAI) August 2005, pages 1517-1518.
2. A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. Al-Hashimi. Overhead-Conscious Voltage Selection for Dynamic and Leakage Power Reduction of Time-Constraint Systems. In "Proc. Design, Automation and Test in Europe (DATE)", pages 518-523, Feb 2004.
3. M. R. Garey and D. S. Johnson. Computers and Intractability: A Guide to the theory of NP-Completeness. W.H. Freeman and Company, 1979.
4. F. Gruian and K. Kuchcinski. LEneS: Task Scheduling for Low-Energy Systems Using Variable Supply Voltage Processors. In "Proc. ASP-DAC'01", pages 449-455, Jan 2001.
5. J. Hu and R. Marculescu. Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints. In "Proc. Design, Automation and Test in Europe (DATE)", pages 234-239, Feb 2004.
6. T. Ishihara and H. Yasuura. Voltage Scheduling Problem for Dynamically Variable Voltage Processors. In "Proc. Int. Symp. Low Power Electronics and Design (ISLPED)", pages 197-202, 1998.
7. L-F. Leung, C-Y. Tsui, and W-H. Ki. Minimizing Energy Consumption of Multiple-Processors-Core Systems with Simultaneous Task Allocation, Scheduling and Voltage Assignment. In "Proc. of Asia South Pacific Design Automation (ASP-DAC)", pages 647-652, Jan 2004.
8. R. Gupta R. Jejurikar. Dynamic Slack Reclamation with Procrastination Scheduling in Real-Time Embedded Systems. In Design Automation Conference (DAC), Jun 2005.
9. M. T. Schmitz, B. M. Al-Hashimi, and P. Eles. Iterative Schedule Optimization for Voltage Scalable Distributed Embedded Systems. ACM Transactions on Embedded Computing Systems, 3:182-217, 2004.
10. Nicolas Ventroux, Frederic Blanc, and Dominique Lavenier. A low complex scheduling algorithm for multi-processor system-on-chip. In Parallel and Distributed Computingand Networks, pages 540-545, 2005.
11. F. Xie, M. Martonosi, and S. Malik. Bounds on power savings using runtime dynamic voltage scaling: an exact algorithmand a linear-time heuristic approximation. In "Proc. Int. Symp. Low Power Electronics and Design (ISLPED)", pages 287-292, Aug 2005.
12. F. Yao, A. Demers, and S. Shenker. A Scheduling Model for Reduced CPU Energy. In IEEE Symposium on Foundations of Comp. Science, pages 374-382, 1995.
13. P.Poletti and A.Poggiali, Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture, In Proc. of DATE Conf., pages 736-741, 2005.
14. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini and R. Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, InProc. of the Design, Automation and Test in Europe Conference and Exhibition 2004, Paris, France, Feb 16-20, 2004, pp. 752-757
15. L.Benini, D.Bertozzi, A.Guerri and M.Milano, Allocation and Scheduling for MPSoCs via Decomposition and No-Good Generation., In Proc. of CP 2005, pages 107-121.
16. M.Ruggiero, A.Acquaviva, D.Bertozzi, L.Benini, Application-Specific Power-Aware Workload Allocation for Voltage Scalable MPSoC Platforms, In Proc. of ICCD 2005, pages 87-93.
17. K. J. Nowka et al. A 32-bit PowerPC System-on-a-Chip with support for dynamic voltage scaling and dynamic frequency scaling., In IEEE JSSC, Vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
18. Y.K. Kwok, I. Ahmad. Static Scheduling Algorithms for allocating directed task graphs to multiprocessors. In ACM Computing Surveys, vol. 31, no. 4, pp.406-471, 1999.
19. Weixiong Zhang. Modeling and Solving a Resource Allocation Problem with Soft Constraint Techniques. In Technical Report: WUCS-2002-13, 2002
20. J. Axelsson. Architecture Synthesis and Partitioning of Real-Time Synthesis: a Comparison of 3 Heuristic Search Strategies. In Procs. ofthe 5th Intern. Workshop on Hardware/Software Codesign (CODESICASHE97) pp. 161-166, 1997.
21. P. Eles and Z. Peng and K. Kuchcinski and A. Doboli and P. Pop Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems. In Procs. of the conference on Design, automation andtest in Europe, pp. 132-139, 1998.
22. M. Milano et al. Constraint and Integer Programming Toward a unified methodology, Operations Research/Computer Sciences Interfaces, In Kluwer Academic Publisher, 2003.
23. J. N. Hooker and G. Ottosson Logic-based Benders decomposition, In Mathematical Programming, 2003, 33-60
24. S. Martin and K. Flautner and T. Mudge and D. Blaauw Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Lower Power Microprocessors under Dynamic Workloads InProc. IEEE/ACM Int. Conf. Computer-Aided Design (ICCAD), pp. 721-725, 2002.