Allocation and scheduling for MPSoCs via decomposition and no-good generation

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3709 LNCS, Issue , 2005, Pages 107-121

  Benini, Luca ^a   Bertozzi, Davide ^b   Guerri, Alessio ^a   Milano, Michela ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF FERRARA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION SYSTEMS; COMPUTATION THEORY; COMPUTER PROGRAMMING; CONSTRAINT THEORY; DECOMPOSITION; INTEGER PROGRAMMING; MICROPROCESSOR CHIPS;

COMMUNICATION COST; MULTI-PROCESSOR SYSTEM-ON-CHIP (MPSOC); STORAGE REQUIREMENTS; TASK GRAPH;

RESOURCE ALLOCATION;

EID: 33646176397     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11564751_11     Document Type: Conference Paper

References (29)

1. Wolf, W.: The future of multiprocessor systems-on-chips. In: In Procs. of the 41st Design and Automation Conference - DAC 2004, San Diego, CA, USA, ACM (2004) 681-685
2. Benders, J.F.: Partitioning procedures for solving mixed-variables programming problems. Numerische Mathematik 4 (1962) 238-252
3. Hooker, J.N.: A hybrid method for planning and scheduling. In: Procs. of the 10th Intern. Conference on Principles and Practice of Constraint Programming - CP 2004, Toronto, Canada, Springer (2004) 305-316
4. Grossmann, I.E., Jain, V.: Algorithms for hybrid milp/cp models for a class of optimization problems. INFORMS Journal on Computing 13 (2001) 258-276
5. Culler, D.A., Singh, J.P.: Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann (1999)
6. Compton, K., Hauck, S.: Reconfigurable computing: A survey of systems and software. ACM Computing Surveys 34 (1999) 171-210
7. Hooker, J.N.: Planning and scheduling by logic-based benders decomposition. Technical report (2004) http://web.tepper.cmu.edu/jnh/planning. pdf.
8. Prakash, S., Parker, A.: Sos: Synthesis of application-specific heterogeneous multiprocessor systems. Journal of Parallel and Distributed Computing 16 (1992) 338-351
9. Lee, C., Potkonjak, M., Wolf, W: System-level synthesis of application-specific systems using A* search and generalized force-directed heuristics, San Diego, California (1996) 2-7
10. Bender, A.: Milp based task mapping for heterogeneous multiprocessor systems. In: EURO-DAC'96/EURO-VHDL'96: Procs. of the conference on European design automation, Geneva, Switzerland, IEEE (1996) 190-197
11. Li, Y., Wolf, W.H.: Hardware/software co-synthesis with memory hierarchies. 18 (1999) 1405-1417
12. Meftali, S., Gharsalli, F., Jerraya, A.A., Rousseau, F.: An optimal memory allocation for application-specific multiprocessor system-on-chip. In: Proceedings of the 14th international symposium on Systems synthesis - ISSS'01, ACM Press (2001) 19-24
13. De Micheli, G.: Synthesis and optimization of digital circuits. McGraw Hill (1994)
14. Chatha, K.S., Vemuri, R.: Hardware-software partitioning and pipelined scheduling of transformative applications. 10 (2002) 193-208
15. Fehler, G., Ramamritham, K.: Static scheduling of pipelined periodic tasks in distributed real-time systems. In: Procs. of the 9th EUROMICRO Workshop on Real-Time Systems - EUROMICRO-RTS'97, Toledo, Spain, IEEE (1997) 128-135
16. Palazzari, P., Baldini, L., Coli, M.: Synthesis of pipelined systems for the contemporaneous execution of periodic and aperiodic tasks with hard real-time constraints. In: 18th International Parallel and Distributed Processing Symposium - IPDPS'04. (2004) 121-128
17. Bakshi, S., Gajski, D.D.: A scheduling and pipelining algorithm for hardware/software systems. In: Proceedings of the 10th international symposium on System synthesis - ISSS'97, Washington, DC, USA, IEEE Computer Society (1997) 113-118
18. Axelsson, J.: Architecture synthesis and partitioning of real-time synthesis: a comparison of 3 heuristic search strategies. In: Procs. of the 5th Intern. Workshop on Hardware/Software Codesign (CODES/CASHE97), Braunschweig, Germany, IEEE (1997) 161-166
19. Eles, P., Peng, Z., Kuchcinski, K., Doboli, A.: System level hardware/software partitioning based on simulated annealing and tabu search. Design Automation for Embedded Systems 2 (1997) 5-32
20. Kodase, S., Wang, S., Gu, Z., Shin, K.: Improving scalability of task allocation and scheduling in large distributed real-time systems using shared buffers. In: Procs. of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2003), Toronto, Canada, IEEE (2003) 181-188
21. Eles, P., Peng, Z., Kuchcinski, K., Doboli, A., Pop, P.: Scheduling of conditional process graphs for the synthesis of embedded systems, Paris, France (1998) 132-139
22. Kuchcinski, K., Szymanek, R.: A constructive algorithm for memory-aware task assignment and scheduling. In: Procs of the Ninth International Symposium on Hardware/Software Codesign - CODES 2001, Copenhagen, Denmark, ACM Press (2001) 147-152
23. Kuchcinski, K.: Embedded system synthesis by timing constraint solving. IEEE Transactions on CAD 13 (1994) 537-551
24. Milano, M: Constraint and Integer Programming: toward a unified methodolody. Kluwer Academic Publisher (2004)
25. Hooker, J.N., Yan, H.: Logic circuit verification by benders decomposition. In: Principles and Practice of Constraint Programming: The Newport Papers, Cambridge, MA, MIT Press (1995) 267-288
26. Eremin, A., Wallace, M.: Hybrid benders decomposition algorithms in constraint logic programming. In: Procs. of the 7th Intern. Conference on Principles and Practice of Constraint Programming - CP 2001, Paphos, Cyprus, Springer (2001) 1-15
27. Cambazard, H., Déplanche, A.M., Hladik, P.E., Jussien, N., Trinquet, Y.: Decomposition and learning for a hard real time task allocation problem. In: Procs. of the 10th Intern. Conference on Principles and Practice of Constraint Programming - CP 2004, Toronto, Canada, Springer (2004) 153-167
28. Thorsteinsson, E.S.: A hybrid framework integrating mixed integer programming and constraint programming, Paphos, Cyprus (2001) 16-30
29. Hooker, J.N., Ottosson, G.: Logic-based benders decomposition. Mathematical Programming 96 (2003) 33-60