Flexible hardware/software support for message passing on a distributed shared memory architecture

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn II, Issue , 2005, Pages 736-741

  Francesco, Poletti ^a   Antonio, Poggiali ^a   Marchal, Paul ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE; EMBEDDED SYSTEMS; MULTIMEDIA SYSTEMS; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SYNCHRONIZATION;

DISTRIBUTED SHARED MEMORY; ENERGY-BUDGET; HARDWARE/SOFTWARE SUPPORT; MESSAGE PASSING LIBRARIES;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 33646950282     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.156     Document Type: Conference Paper

References (13)

1. M. Banekazemi, R. Govindaraju, R. Blackmore, and D. Panda. MP-LAPI: An effi cient implementation of MPI for IBM RS/6000 SP systems. IEEE trans. parallel and distributed systems, 12(10): 1081-1093. Oct. 2001.
2. P. Banerjee, J. Chandy, M. Gupta, J. Holm, A. Lain, D. Palermo, S. Ramaswamy, and E. Su. Overview of the PARADIGM Compiler for Distributed Memory Message-Passing Multicomputers. IEEE Computer, 28(10):37-37, Mar. 1995.
3. G. Byrd and M. Flynn. Producer-Consumer Communication in Distributed Shared Memory Multiprocessors. Proc. IEEE, 87(3):456-166, Mar. 1999.
4. D. Culler, J. Singh. and A. Gupta. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann Publishers. Boston MA, 1998.
5. H. A. et al. A 160mW, 80nA Standby, MPEG-4 Audiovisual LSI 16Mb Embedded DRAM and a 5 GOPS Adaptive Post Filter. In IEEE int. solid-state circuits conference, pages 62-63, 2003.
6. F.Gilbert, M. Thul, and N. When. Communication centric architectures for turbo-decoding on embedded multiprocessors. In Proc. Date, pages 10356-2003.
7. M. Gupta, E. Schonberg, and S. H. A Unified Framework for Optimizing Communication in Data-Parallel Programs. IEEE Transactions on Parallel and Distributed Systems, 7(7):689-704, Jul. 1996.
8. S. Hand, A. Baghdadi, M. Bonacio, S. Chae, and A. Jerraya. An efficient scalable and flexible data transfer architectures for multiprocessor SoC with massive distributed memory. In Proc. 41 Dac, pages 250-255, 2004.
9. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufman Publishers. San Francisco, CA, second edition, 1996.
10. W. Lee, W. Dally, S. Keckler, N. Carter, and A. Chang. An efficient protected message interface. IEEE Computer, 31(11):68-75, Mar, 1998.
11. M.Loghi, F.Angiolini, D.Bertozzi, L.Benini, and R.Zafalon. Analyzing Chip Communication in a MPSoC Environment. In Proc. Date, pages 20752-20757, 2004.
12. U. Ramachandran, M. Solomon, and M. Vernon. Hardware support for interprocess communication. IEEE trans. parallel and distributed systems. 1(3):318-329. Jul. 1990.
13. M. Rutten, J. van Eijndhoven, E. Pol, E. Jaspers, P. van der Wolf, O. Gangwal, and A. Timmer. Eclipse: heterogeneous multiprocessor architecture for flexible media processing. In Proc. int. parallel and distributed processing conf., pages 39-50, 2002.