Application-specific power-aware workload allocation for voltage scalable MPSoC platforms

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 87-93

  Ruggiero, Martino ^a   Acquaviva, Andrea ^b   Bertozzi, Davide ^c   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF URBINO   (Italy)

^c UNIVERSITY OF FERRARA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CONSTRAINT THEORY; NATURAL FREQUENCIES; OPTIMAL SYSTEMS; PROBLEM SOLVING; QUALITY OF SERVICE; VIRTUAL REALITY;

CYCLE-ACCURATE SIMULATION; MPSOC PLATFORMS;

ELECTRIC POTENTIAL;

EID: 33746046436     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.24     Document Type: Conference Paper

References (33)

1. L. Benini, A. Bogliolo, and G. De Micheli. "A survey of design techniques for system-level dynamic power management". IEEE Trans. on VLSI Systems, pages 299-316, June 2000.
2. N. Jha. "Low power system scheduling and synthesis". IEEE/ACM Conf. on CAD, pages 259-263, 2001.
3. W. Kwon and T. Kim. "Optimal voltage allocation techniques for dynamically variable voltage processors". IEEE Trans. on VLSI Systems, pages 125-130, June 2003.
4. P. Pillai and K. Shin. "Real-time dynamic voltage scaling for low-power embedded operating systems". ACM SIGOPS 01, pages 89-102, October 2001.
5. A. Iyer and D. Marculescu. "Power efficiency of voltage scaling in multiple clocks, multiple voltage cores". Int. Symposium of Computer Architecture, pages 158-168, May 2002.
6. L. Leung, C. Tsui, and W. Ki. "Simultaneous task allocation, scheduling and voltage assignment for multiple-processors-core systems using mixed integer nonlinear programming". ISCAS03, V:309-312, May 2003.
7. J. Liu, P. Chou, and N. Bagherzadeh. "Communication speed selection for embedded systems with networked voltage-scalable processors". CODES02, pages 169-174, May 2002.
8. A. Rae and S. Parameswaran. "Voltage reduction of application-specific heterogeneous multiprocessor systems for power minimisation". ASP-DAC, pages 147-152, January 2000.
9. D. Roychowdhury, T. Koren, C. Krishna, and L. Y.H. "A voltage scheduling heuristic for real-time task graphs". Int. Conf. on Dependable Systems and Networks, pages 741-750, June 2003.
10. D. Bertozzi and L. Benini. "Battery lifetime optimization for energy-aware circuits". Low Power Electronics Design, edited by C.Piguet, pages -, 2004.
11. J. Suh, D. Kang, and S. Crago. "Dynamic power management of multiprocessor systems". Int. Parallel and Distributed Processing Symp., pages 97-104, April 2002.
12. D. Lackey, P. Zuchowski, D. Bedhar, T.R. aand Stout, S. Gould, and J. Cohn. "Managing power and performance for systems-on-chip designs using voltage islands". Int. Conf. on CAD, pages 195-202, November 2002.
13. Y. Zhang, X. S. Hu, and D. Z. Chen. Task scheduling and voltage selection for energy minimization. DAC03, pages 183-187, 2003.
14. D. Zhu, R. Melhem, and B. Childers. "Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems". IEEE Trans. on Parallel and Distributed Systems, 14:686-700, July 2003.
15. D. Pham et al. "The design and implementation of a first generation CELL processor". IEEE/ACM ISSCC, pp. 184-186, 2005. July 2003.
16. I. Hyunsik, T. Inukai, H. Gomyo, T. Hiramoto, and T. Sakurai. "VTC-MOS characteristics and its optimum conditions predicted by a compact analytical model". ISLPED01, pages 123-128, August 2001.
17. P. Yang, C. Wong, P. Marchal, F. Catthoor, D. Desmet, D. Verkest, and R. Lauwereins. "Energy-aware runtime scheduling for embedded-multiprocessor SOCs". IEEE Design and Test of Computers, pages 46-58, 2001.
18. L. Benini, P. Siegel, and G. De Micheli. "Automatic synthesis of gated clocks for power reduction in sequential circuits". IEEE Design and Test of Computers, pages 32-40, December 1994.
19. K. J. Nowka et al. "A 32-bit PowerPC System-on-a-Chip with support for dynamic voltage scaling and dynamic frequency scaling". IEEE JSSC Vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
20. G. Qu. "What is the limit of energy saving by dynamic voltage scaling?". IEEE/ACM Int. Conf. on Computer Aided Design, pages 560-563, 2001.
21. M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, R. Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the Design, Automation and Test in Europe Conference and Exhibition 2004, Paris, France, Feb 16-20, 2004, pp. 752-757 Vol. 2
22. i.MX21 Application Processor, http://www.freescale.com.
23. H. Aydin, R. Melhem, D. Mosse', and P. Mejia-Alvarez. "Determining Optimal Processor Speeds for Periodic Real-Time Tasks with Different Power Characteristics". IEEE EuroMicro Conf. on Real-Time Systems, pages 225, 2001.
24. H. Aydin, R. Melhem, D. Mosse', and P. Mejia-Alvarez. "Dynamic and Aggressive Scheduling Techniques for Power-Aware Real-Time Systems". IEEE Real-Time Systems Symposium, pages 95-105, 2001.
25. H. Aydin, and Q. Yang. "Energy-Aware Partitioning for Multiprocessor Real-Time Systems". Int. Parallel and Distributed Processing Symposium, pages 113-121, 2003.
26. J.J. Chen, H.R. Hsu, K.H. Chuang, C.L. Yang, A.C. Pang, and T.W. Kuo. "Multiprocessor Energy-Efficient Scheduling with Task Migration Considerations". EuroMicro Conf. on Real-Time Systems, pages 101-108, 2004.
27. F. Gruian, and K. Kuchcinski. "Lenes: Task Scheduling for Low Energy Systems Using Variable Supply Voltage Processors". Asia South Pacific Design Automation Conf., pages 449-455, 2001.
28. C.Y. Yang, J.J. Chen, and T.W. Kuo. "An Approximation Algorithm for Energy-Efficient Scheduling on a Chip Multiprocessor". DATE05, pages 468-473, 2005.
29. A. Andrei, M. Schmitz, P.Eles, Z.Peng, and B.M. Al-Hashimi. "Overhead-Conscious Voltage Selection for Dynamic and Leakage Energy Reduction of Time-Constrained Systems". DATE04, pages 518-523, 2004.
30. A. Andrei, M. Schmitz, P.Eles, Z.Peng, and B.M. Al-Hashimi. "Simultaneous Communication and Processor Voltage Scaling for Dynamic and Leakage Energy Reduction in Time-Constrained Systems". ICCAD04, pages 362-369, 2004.
31. Federal Information Processing Standards Publication 46-2, '"Announcing the Standard for DATA ENCRYPTION STANDARD (DES)'", http://www.itl.nist.gov/fipspubs/fip46-2.htm, Dec. 1993.
32. Intel XScale technology, http://www.intel.com/design/intelxscale/
33. RTEMS Home Page, http://www.rtems.com