Trends and future directions in nano structure based computing and fabrication

IEEE International Conference on Computer Design, ICCD 2006

Volumn , Issue , 2006, Pages 522-527

  Bahar, R Iris ^a  

^a Brown University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CARBON NANOTUBE DEVICES; CMOS DEVICES; CMOS TECHNOLOGIES; COMPUTER DESIGNS; COMPUTING SYSTEMS; DEFECT RATES; DESIGN COMPLEXITIES; FABRICATION COSTS; FUTURE CHALLENGES; FUTURE DIRECTIONS; HYBRID SYSTEMS; INTERNATIONAL CONFERENCES; NANO SCALING; NANO STRUCTURING; NANO WIRES; NANO-SCALE DEVICES; NANOSCALE REGIMES; NEW DEVICES; NOISE MARGINS; POTENTIAL DROP; PROBABILISTIC COMPUTING; RE-CONFIGURABLE; SINGLE CHIPS; SOFT ERROR RATES; SYSTEM LEVELS;

CARBON NANOTUBES; CHLORINE COMPOUNDS; COMPUTER SYSTEMS; ELECTRIC WIRE; ERROR ANALYSIS; MANUFACTURE; NANOSTRUCTURED MATERIALS; NANOSTRUCTURES; NANOTECHNOLOGY; NONMETALS; OPTICAL DESIGN; SILICON; TECHNOLOGY;

ARCHITECTURAL DESIGN;

EID: 49749150533     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2006.4380865     Document Type: Conference Paper

References (28)

1. G. K. Celler and S. Cristoloveanu, "Frontiers of silicon-on-insulator," Journal of Applied Physics, vol. 93, pp. 4955-1978, May 2003.
2. S. Luryi, J. M. Xu, and A. Z. eds., Future Trends in Microelectronics: The Nano, the Giga, and the Ultra. New York: Wiley, 2004.
3. H. S. P. Wong, "Beyond the conventional transistor." IBM Journal of Research and Development, vol. 46, no. 2-3, pp. 133-168, 2002.
4. H. Iwai, The future of CMOS downscaling. New York: Wiley, 2004, ch. in: S. Luryi, J. M. Xu, and A. Zaslavsky, eds., Future Trends in Microelectronics: The Nano, the Giga, and the Ultra, pp. 23-33.
5. M. Butts, A. DeHon, and S. Goldstein, "Molecular electronics: Devices, systems and tools for gigagate, gigachips," in IEEE/ACM International Conference on Computer-Aided Design, San Jose, November 2002, pp. 433-140.
6. The latest 2004 update to the ITRS is available at http://www.public. itrs.net.
7. A. DeHon and M. J. Wilson, "Nanowire-based sublithographic programmable logic arrays," in International Symposium on Field-Programmable Gate Arrays, February 2004, pp. 123-132.
8. A. DeHon, "Design of programmable interconnect for sublithographic programmable logic arrays," in International Symposium on Field-Programmable Gate Arrays, February 2005, pp. 127-137.
9. A. DeHon, P. Lincoln, and J. Savage, "Stochastic assembly of sublithographic nanoscale interfaces," IEEE Transactions on Nanotechnology, pp. 165-174, 2003.
10. A. DeHon and H. Naeimi, "Seven strategies for tolerating highly defective fabrication," IEEE Design and Test of Computers, vol. 22, no. 4, pp. 306-315, July-August 2005.
11. A. DeHon, "Nanowire-based progammable architecture," ACM Journal on Emerging Technologies in Computing Systems, 2005.
12. T. Wang, Z. Qi, and C. A. Moritz, "Opportunities and challenges in application-tuned circutis and architectures based on nanodevices," in First ACM Conference on Computeirn Frontier, New York, NY, 2004, pp. 503-511.
13. T. Wang, M. Ben-Naser, Y. Guo, and C. A. Moritz, "Wire-streaming processor on 2-D nanowire fabrics," in NSTI (Nano Science and Technology Institute) Nanotech 2005, California, May 2005.
14. C. A. Moritz and T. Wang, "Towards defect-tolerant nanoscale architectures" in IEEE Nano2006, 2006.
15. T. Wang, M. BenNaser, Y. Guo, and C. A. Moritz, "Self-healing wire streaming processor on 2-D semiconductor nanowire fabrics," in NSTI (Nano Science and Technology Institute) Nanotech 2006, May 2006.
16. K. K. Likharev and D. B. Strukov, Introducing Molecular Electronics. Springer, 2005, ch. 16: CMOL: Devices, circuits, and architectures.
17. X. Ma, D. B. Strukov, J. H. Lee, and K. K. Likharev, "Afterlife for silicon: Cmol circuit architectures," IEEE Transactions on Nanotechnology, 2005.
18. D. B. Strukov and K. K. Likharev, "CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, no. 16, pp. 888-900, 2005.
19. K. Nikolic, A. Sadek, and M. Forshaw, "Fault-tolerant techniques for nanocomputers," Nanotechnology, vol. 13, no. 3, pp. 357-362, 2002.
20. J. von Neumann, Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components, ser. Automata Studies. Princeton University Press, 1956.
21. L. Durbeck and N. Macias, "The cell matrix: An architecture for nanocomputing," Nanotechnology, pp. 217-230, 2001.
22. A. KleinOsowski, K. KleinOsowski, V. Rangarajan, P. Ranganath, and D. J. Lilja, "The recursive nanobox processor grid: A reliable system architecture for unreliable nanotechnology devices," in International Conference on Dependable Systems and Networks, June 2004.
23. R. I. Bahar, J. Mundy, and J. Chen, "A probabilistic-based design methodology for nanoscale computation," in Proceedings of International Conference on Computer Aided Design, Nov. 2003.
24. K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson, and A. Zaslavsky, "Designing logic circuits for probabilistic computation in the presence of noise," in Proceedings of Design Automation Conference, June 2005.
25. S. Z. Li, Markov Random Field Modeling in Computer Vision. Berlin: Springer - Verlag, 1995.
26. Available at http://www-device.eecs.berkeley.edu/~ptm/.
27. K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson, and A. Zaslavsky, "Optimizing noise-immune nanoscale circuits using principles of markov random fields," in Proceedings of Great Lakes Symposium on VLSI, April 2006.
28. _, "Designing MRF based error correcting circuits for memory elements," in Proceedings of Design Automation and Test in Europe, March 2006.