Mixed integer linear programming-based optimal topology synthesis of cascaded crossbar switches

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2008, Pages 583-588

  Jun, Minje ^a   Yoo, Sungjoo ^b   Chung, Eui Young ^a  

^a Yonsei University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; CROSSBAR EQUIPMENT; DIGITAL INTEGRATED CIRCUITS; DYNAMIC PROGRAMMING; INDUSTRIAL ENGINEERING; INTEGER PROGRAMMING; INTEGRATED CIRCUITS; LINEAR PROGRAMMING; LINEARIZATION; MICROPROCESSOR CHIPS; PARTICLE SIZE ANALYSIS; PROGRAMMABLE LOGIC CONTROLLERS; SWITCHES; SWITCHING CIRCUITS; SWITCHING NETWORKS;

AREA EFFICIENCY; CLOCK FREQUENCIES; CROSSBAR SWITCHING; DESIGN AUTOMATION CONFERENCE; INDUSTRIAL STRENGTH; MIXED-INTEGER LINEAR PROGRAMMING; ON-CHIP COMMUNICATIONS; OPTIMAL TOPOLOGIES; PERFORMANCE SYSTEMS; SOC DESIGNS; SOLVING METHOD; SOUTH PACIFIC; TOPOLOGY SYNTHESIS;

TOPOLOGY;

EID: 49549121054     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2008.4484019     Document Type: Conference Paper

References (20)

1. ARM, www.arm.com
2. Dash Optimization, www.dashoptimization.com
3. M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, "xpipes: a Latency Insensitive Parameterized Network-on-chip Architecture For Multi-Processor SoCs", International Conference on Computer Design 2003, pp.536-539
4. M. Jun, K. Bang, H. J. Lee, N. Chang, and E. Y. Chung, "Slack based Bus Arbitration Scheme for Soft Real-time Constrained EmbeddedSystems", ASPDAC 2007, pp. 159-164
5. K. Lahiri, A. Raghunathan, and G. Lakshminarayana, "LOTTERY-BUS: A New HighPerformance Communication Architecture for System-on-Chip Designs", DAC 2001, pp. 15-20
6. M. Loghi, F. Angiolini, D. Bertozzi, and L. Benini, "Analyzing On-Chip Communication in a MPSoC Environment", DATE 2004, vol. 2, pp. 752-757
7. R. Lu and C. K. Koh, "SAMBA-BUS: A High Performance Bus Architecture for System-on-Chips", ICCAD 2003, pp. 8-12
8. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, "The Nostrum backbone - a communication protocol stack for networks on chip", Proceedings of the VLSI Design Conference, Jan. 2004, pp. 693-696
9. S. Murali, L. Benini, and G. De Micheli, "An Application-Specific Design Methodology for On-Chip Crossbar Generation", Trans. VLSI (to appear), available at http://infoscience.epfl.ch/
10. S. Murali and G. De Micheli, "An Application-Specific Design Methodology for STbus Crossbar Generation", DATE 2005, pp. 1176-1181
11. S. Pasricha, N. Dutt, M. Ben-Romdhane, "Constraint-Driven Bus Matrix Synthesis for MPSoC", ASPDAC 2006, pp. 30-35
12. L. Peh and W. J. Dally, "A Delay Model for Router Microarchitectures", HPCA 2001, pp. 255-266
13. K. K. Ryu, E. Shin, and V. J. Mooney, "A Comparison of Five Different Multiprocessor SoC Bus Architectures", The Euromicro Symposium on Digital Systems Design 2001, pp. 202-209
14. K. Sekar, K. Lahiri, A. Raghunathan, and S. Dey "FLEXBUS: A High-Performance System-on-Chip Communication Architecture with a Dynamically Configurable Topology", DAC 2005, pp. 571-574
15. Sonics Inc. www.sonicsinc.com
16. K. Srinivasan, K. S. Chatha, "A low complexity heuristic for design of custom network-on-chip architectures", DATE 2006, pp.130-135
17. K. Srinivasan, K. S. Chatha, and G. Konjevod, "Linear Programming Based Technique for Synthesis of Network-on-Chip Architectures", IEEE TVLSI, April 2006, vol. 14, pp. 407-420
18. T. T. Ye, L. Benini, and G. De Micheli, "Analysis of Power Consumption on Switch Fabrics in Network Routers", DAC 2002, pp. 524-529
19. J. Yoo, S. Yoo, and K. Choi, "Communication Architecture Synthesis of Cascaded Bus Matrix", ASPDAC 2007, pp. 171-177
20. Niagara 2 Opens the Floodgates, Microprocessor Report, Nov. 2006.