Reconfigurable Computing Cluster (RCC) project: Investigating the feasibility of FPGA-based petascale computing

Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007

Volumn , Issue , 2007, Pages 127-138

  Sass, Ron ^a   Kritikos, William V ^a,b   Schmidt, Andrew G ^a,b   Beeravolu, Srinivas ^a,c   Beeraka, Parag ^a,d   Datta, Kushal ^a   Andrews, David ^a,b   Miller, Richard S ^a,e   Stanzione Jr , Daniel ^a,f  

^a UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE   (United States)

^b UNIVERSITY OF KANSAS   (United States)

^c XILINX INC   (United States)

^d QUALCOMM INC   (United States)

^e AMRL   (United States)

^f ARIZONA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); NETWORK ARCHITECTURE; PERSONAL COMPUTERS; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; SEMICONDUCTOR DEVICE MANUFACTURE;

CURRENT PERFORMANCE; DESIGN PRINCIPLES; MEMORY BANDWIDTHS; MULTI-DISCIPLINARY PROJECTS; PERFORMANCE ASSESSMENT; PETA-SCALE COMPUTING; RECONFIGURABLE COMPUTING; SEMICONDUCTOR TECHNOLOGY;

CLUSTER COMPUTING;

EID: 47349085305     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2007.62     Document Type: Conference Paper

References (41)

1. T. Agerwala. System trends and their impact on future microprocessor design. In MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, Los Alamitos, CA, USA, 2002. IEEE Computer Society Press. Invited keynote talk.
2. J. M. Arnold, D. A. Buell, and E. G. Davis. Splash 2. In Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures, pages 316-324, June 1992.
3. K. Asanovic, R. Bodik, B. C. Catanzaro, J. J. Gebis, P. Husbands, K. Keutzer, D. A. Patterson, W. L. Plishker, J. Shalf, S. W. Williams, and K. A. Yelick. The landscape of parallel computing research: A view from berkeley. Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley, December 18 2006.
4. N. Banerjee, P. Vellanki, and K. S. Chatha. A power and performance model for network-on-chip architectures. In Proceedings of Design Automation and Test in Europe Conference (DATE 2004), pages 1250-1255, Paris, France, Feb. 2004.
5. S. Casselman. Virtual computing and the virtual computer. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 43-48, Napa, CA, Apr. 1993.
6. C. L. Cathey, J. D. Bakos, and D. A. Buell. A reconfigurable distributed computing fabric exploiting multilevel parallelism. In J. Arnold and D. A. Buell, editors, Proceedings of 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06), pages 121-130, Napa, CA, Apr. 2006.
7. Compaq. Compaq Servernet II SAN interconnect for scalable computing clusters, June 2000. From Whitepaper found at http://www.compaq.com/support/ techpubs/whitepapers/-tc000602wp.html.
8. P. Coteus. Packaging the blue gene/l supercomputer. IBM Journal of Research and Development, pages 213-248, 2005.
9. K. Datta and R. Sass. Rboot: Software infrastructure for a remote fpga laboratory. In FCCM '07: Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, page ???, Washington, DC, USA, 2007. IEEE Computer Society.
10. e. a. Earl Joseph. Council on competitiveness study of ISVs serving the high performance computing market: The need for better application software. http://www.compete.org/hpc/hpc software survey.asp, Aug. 2005.
11. M. Gokhale and B. Schott. Data parallel C on a reconfigurable logic array. Journal of Supercomputing, 9(3):291-313, 1994.
12. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., San Francisco, California, 1996.
13. R. Jaganathan. Configurable network protocol architecture for the adaptable computing cluster. MS thesis, Clemson University, Department of Electrical and Computer Engineering, May 2003.
14. R. G. Jaganathan, K. D. Underwood, and R. R. Sass. Reconfigurable network protocol for an INIC. In Proceedings of the 2003 SC Conference, Nov. 2003.
15. I. Kuon and J. Rose. Measuring the gap between fpgas and asics. In FPGA '06: Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, pages 21-30, New York, NY, USA, 2006. ACM Press.
16. R. Miller and J. Bellan. Direct numerical simulation and subgrid analysis of a transitional droplet laden mixing layer. Phys. Fluids, 12(3):650-671, 2000.
17. L. Moll, A. Heirich, and M. Shand. Sepia: scalable 3d compositing using PCI Pammette. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 146-155, Napa Valley, CA, April 1999.
18. NCBI user services. Genbank overview, Aug. 2005. http://www.ncbi.nlm.nih. gov/Genbank/.
19. M. Nelson. Mesh fabric switching with Virtex-II Pro FPGAs. Xcell Journal, 49(2):34-44, Summer 2004. http://www.xilinx.com/publications/ xcellonline/xcell 49/xc toc49.htm.
20. Open HPC, Inc. Open mpi: Open source high performance computing, 2005. http://www.open-mpi.org/papers/europvmmpi-2004-overview/.
21. V. Pande. Folding@home: Advances in biophysics and biomedicine from world-wide grid computing (invited keynote). In IPDPS '05: Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - HiCOMB Workshop 7, page 196.2, Washington, DC, USA, Apr. 2005. IEEE Computer Society.
22. V. W. Ross. Heterogeneous high performance computer. In Users Group Conference, pages 304-307, 2005.
23. R. R. Sass, K. D. Underwood, and W. B. Ligon, III. Design of the adaptable computing cluster. In Proceedings of the 4th Annual Military and Aerospace Applications of Programmable Devices and Technologies International Conference, Laurel, Maryland, USA, Sept. 2001.
24. A. Schmidt. Quantifying effective memory bandwidth in platform fpgas. Master's thesis, University of Kansas, May 2007.
25. A. G. Schmidt and R. Sass. Quantifying effective memory bandwidth of platform fpgas. In FCCM '07: Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, page ???, Washington, DC, USA, 2007. IEEE Computer Society.
26. TSI Telsys. Ace2 card manual, 1998.
27. K. Underwood. Fpgas vs. cpus: trends in peak floatingpoint performance. In FPGA '04: Proceedings of the 2004 ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, pages 171-180, New York, NY, USA, 2004. ACM Press.
28. K. Underwood and K. S. Hemmert. Closing the gap: CPU and FPGA trends in sustainable floating-point blas performance. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 219-228, April 2004.
29. K. D. Underwood. An Evaluation of the Integration of Reconfigurable Hardware with the Network Interface in Cluster Computer Systems. PhD thesis, Clemson University, Aug. 2002.
30. K. D. Underwood, W. B. L. III, and R. Sass. Analysis of a prototype intelligent network interface. Concurrency and Computation: Practice and Experience, pages 751-777, 2003.
31. K. D. Underwood, R. R. Sass, and W. B. Ligon. A reconfigurable extension to the network interface of beowulf clusters. In Proceedings 2001 IEEE Conference on Cluster Computing, pages 212-221, Newport Beach, CA, October 2001.
32. U.S. Food and Drug Administration. Parkinson's disease new treatments slow onslaught of symptoms, jun 2004. http://www.fda.gov/fdac/features/1998/498 pd.html.
33. A. J. van der Steen and J. J. Dongarra. Overview of recent supercomputers.
34. P. Vellanki, N. Banerjee, and K. S. Chatha. Quality-of-service and error control techniques for mesh based network-on-chip architectures. INTEGRATION: The VLSI Journal, 38:353-382, 2005.
35. J. E. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. H. Touati, and P. Boucard. Programmable active memories: reconfigurable systems come of age. IEEE Trans. Very Large Scale Integr. Syst., 4(1):56-69, 1996.
36. I. W. B. Ligon, G. Monn, S. P. McMillan, K. Schoonover, F. Stivers, and K. D. Underwood. Implementation of ieee single-precision floating-point operations on fpgas. In FPGA '98: Proceedings of ACM/SIGDA 6th International Symposium on Field Programmable Gate Arrays, page 258, 1998.
37. W. A. Wulf and S. A. McKee. Hitting the memory wall: Implications of the obvious. Computer Architecture News, 23(1):20-24, 1995.
38. Xilinx, Inc. Aurora reference design, 2004. http://www.xilinx.com/aurora.
39. Xilinx, Inc. Ml310 documentation and tutorials. http://www.xilinx.com/ ml310, June 2005.
40. Xilinx, Inc. Logicore aurora v2.4 user guide. http://www.xilinx.com/, Dec. 2006.
41. Xilinx, Inc. Ml410 documentation and tutorials. http://www.xilinx.com/ ml410, Jan. 2007.