A reconfigurable distributed computing fabric exploiting multilevel parallelism

Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006

Volumn , Issue , 2006, Pages 121-130

  Cathey, Charles L ^a   Bakos, Jason D ^a   Buell, Duncan A ^a  

^a UNIVERSITY OF SOUTH CAROLINA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSBAR TECHNOLOGY; INTERCONNECTEFFICIENTS; MULTILEVEL PARALLELISM;

COMPUTER ARCHITECTURE; CONFORMAL MAPPING; DISTRIBUTED COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTELLECTUAL PROPERTY;

PARALLEL PROCESSING SYSTEMS;

EID: 34547474639     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2006.15     Document Type: Conference Paper

References (19)

1. th International Conference on Field Programmable Logic and Applications. London, UK: Springer-Verlag, pp.795-805, 2002.
2. J. Hu and R. Marculescu, "Energy-aware mapping for tile-based NoC architectures under performance constraints," in Proceedings of ASP-DAC, Jan. 2003.
3. R. Cypher and L. Gravano, "Storage-efficient, deadlockfree packet routing algorithms for torus netoworks," IEEE Trans. Comput..,vol 43, no. 12, pp. 1376-1385,1994.
4. th ACM Great Lakes symposium on VLSI. New York, NY, USA: ACM Press, pp. 452-457, 2005.
5. N. Kavaldjiev and G. J. M. Smit, "An energy-efficient network-on-chip for a heterogeneous tiled reconfigurable systems-on-chip," in DSD '04: Proceedings of the Digital System Design, EUROMICRO Systems on (DSD '04). Washington, DC, USA: IEEE Computer Society, pp. 492-498, 2004.
6. N. Kavaldjiev and G. J. M. Smit, "A survey of efficient on -chip communications for SoC," in PROGRESS 2003 Embedded Systems Symposium, 2003.
7. L. Schweibert and D. N. Jayasimha, "Optimal Fully Adaptive Wormhole Routing for Meshes," In Supercomputing '93, pp. 782-791, 1993.
8. J. H. Anderson and F. N. Najm, "Power Estimation Techniques for FPGAs," IEEE Trans, on VLSI Syst., vol. 12, no. 10, pp. 1015-1027, Oct. 2004.
9. R. P. Dick, D. L. Rhodes, and W. Wolf, "TOFF: task graphs for free," in Proc. Int. Workshop Hardware/Software Codesign, pp. 97-101, Mar. 1998.
10. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore, "Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture". In Proceedings of the 30th Int. Symp. on Computer Architecture, pp. 422-433, Jun. 2003.
11. W.J. Dally and C.L. Seitz, "The torus routing chip," in Journal of Dist. Computing, vol. 1, no. 3, pp. 187-196, Oct. 1986.
12. H. Matsutani, M. Koibuchi, Y. Yamada, A. Jouraku, and H. Amano, "Non-Minimal Routing Strategy for Application-Specific Networks-on-Chips, " in Parallel Processing, 2005. ICPP 2005 Workshops, pp. 273-280, Jun. 2005.
13. G. M. Chiu, "The Odd-Even Turn Model for Adaptive Routing," in IEEE Tran. Parallel Distrib. Syst.., vol. 11, no. 7, pp. 729-73, 2000.
14. B. W. Kernighan and S. Lin. "An efficient heuristic procedure for partitioning graphs," The Bell System Technical Journal, 49(2):291-307, 1970.
15. http://www.xilhix.com/hvdocs/userguides/ugQ-7Q.pdf. Virtex 4 User Guide vl .4 (UG070), Xilinx Inc., Sept. 2005.
16. http://direct.xilmx.coni/bvdQcs/userguides/ug012.pdf. VirtexIIPro and Virtex II Pro XFPGA User Guide v4.0 (UG012), Xilinx Inc., Mar. 2005.
17. http://www.altera.com/literature/hb/sgx/sgx_handbook. pdf. Stratix GXDevice Handbook sgx5vl-l.l, Altera Inc., 2005.
18. http://www.a1 tera.enm/literat.iira/lih/gtx2gx/stxiigx_han dhook.pdf. Stratix II GX Device Handbook Preliminary Information siigx5vl-l.l, Altera Inc., 2005.
19. SRC C Programming Environment v2.1 Guide (SRC007-16), SRC Computers Inc., Aug. 2005.