Using thread-level speculation to simplify manual parallelization

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2003, Pages 1-12

  Prabhu, Manohar K ^a   Olukotun, Kunle ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Chip multiprocessor; Data speculation; Feedback driven optimization; Manual parallel programming; Multithreading

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; FEEDBACK; MICROPROCESSOR CHIPS; OPTIMIZATION; SOFTWARE ENGINEERING;

THREAD-LEVEL SPECULATION (TLS);

PARALLEL PROCESSING SYSTEMS;

EID: 0037702458     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. V.S. Adve, et al., "An integrated compilation and performance analysis environment for data parallel programs," Supercomputing 1995, San Diego, California, pp. 1370-1404, Nov. 1995.
2. B. Blume, et. al, "Restructuring programs for high-speed computers with Polaris," Proc. 1996 ICPP Workshop on. Challenges for Parallel Processing, pp. 149-161, Aug. 1996.
3. G.Z. Chrysos and J.S. Emer, "Memory dependence prediction using store sets," Proc. 25th Annual Intl. Sym. on Computer Architecture (ISCA), Barcelona, Spain, pp. 142-153, June 1998.
4. M. Cintra, J. Martinez and J. Torrellas, "Architectural support for scalable speculative parallelization in shared-memory multiprocessors," ISCA-27, Vancouver, Canada, pp. 13-24, June 2000.
5. M. Cintra and J. Torrellas, "Eliminating squashes through learning cross-thread violations in speculative parallelization for Multiprocessors," Proc. 8th Intl. Sym. on High-Performance Computer Architecture (HPCA), Cambridge, Massachusetts, Feb. 2002.
6. F. Gabbay and A. Mendelson, "Using value prediction to increase the power of speculative execution hardware," ACM Transactions on Computer Systems, vol. 16, pp. 234-270, Aug. 1998.
7. S.W. Keckler et al., "Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor," ISCA-25, Barcelona, Spain, pp. 306-317, June 1998.
8. K.M. Lepak, G.B. Bell, and M.H. Lipasti, "Silent stores and store value locality," IEEE Transactions on Computers, vol. 50, pp. 1174-1190, Nov. 2001.
9. S.W. Liao, et al., "SUIF Explorer: An Interactive and Interprocedural Parallelizer," Proc. Sym. PPOPP 1999, pp. 37-48, Atlanta, Georgia, Aug. 1999.
10. J.F. Martinez and J. Torrellas, "Speculative synchronization: applying thread-level speculation to explicitly parallel applications," Proc. 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), San Jose, California, Oct. 2002.
11. B.P. Miller, et al., "The Paradyn Parallel Performance Measurement Tools," IEEE Computer, 28(11):37-46, Nov. 1995.
12. A. Moshovos, S.E. Breach, T.N. Vijaykumar, O.S. Sohi, "Dynamic speculation and synchronization of data dependences," ISCA-24, Denver, Colorado, pp. 181-193, June 1997.
13. K. Olukotun, L. Hammond, and M. Willey, "Improving the performance of speculatively parallel applications on the Hydra CMP," Proc. 13th ACM International Conference on Supercomputing (ICS), Rhodes, Greece, pp. 21-30, June 1999.
14. C.-L. Ooi, et al., "Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor," ICS-15, June 2001.
15. L. Rauchwerger, N. Amato, and D. Padua, "Run-time methods for parallelizing partially parallel loops," ICS-9, Barcelona, Spain, pp. 137-146, July 1995.
16. T. Sherwood and B. Calder, "Time varying behavior of programs," Tech. Rep. No. CS99-630, Dept. of Computer Science and Eng., UCSD, Aug. 1999.
17. J.G. Steffan, C.B. Colohan, A. Zhai, and T.C. Mowry, "Improving value communication for thread-level speculation," HPCA-8, Cambridge, Massachusetts, Feb. 2002.
18. J. Steffan, C. Colohan, A. Zhai, and T. Mowry, "A scalable approach to thread-level speculation," ISCA-27, Vancouver, Canada, pp. 1-12, June 2000.
19. A. Zhai, C.B. Colohan, J.G. Steffan, and T.C. Mowry, "Compiler optimization of scalar value communication between speculative threads," ASPLOS-10, San Jose, California, Oct. 2002.
20. Y. Zhang, L. Rauchwerger, and J. Torrellas, "Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors," HPCA-5., Orlando, Florida, pp. 135-141, Jan. 1999.
21. C. Zilles and G. Sohi, "Execution-based prediction using speculative slices," ISCA-28, Goteborg, Sweden, pp. 2-13, July 2001.