Microprocessor power optimization through multi-performance device insertion

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2004, Pages 334-337

  Yeager, Hans L ^a   Patyra, Marek J ^a   Reyes, Roy ^a   Bowman, Keith A ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT DELAY; DYNAMIC POWER; PERFORMANCE GAIN; STATIC-TIMING ANALYSIS;

COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; ERRORS; OPTIMIZATION; PROBABILITY; THRESHOLD VOLTAGE; TRANSISTORS;

MICROPROCESSOR CHIPS;

EID: 4544284893     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. Z. Chen, et al., "0.18um Dual Vt MOSFET Process and Energy-Delay Measurement," in IEDM, Dec. 1996, pp. 851-854.
2. M. H. Chang, et al., "A Highly Manufacturable 0.25μm Multiple-Vt Dual Gate Oxide CMOS Process for Logic/Embedded IC Foundry Technology," in Symp. VLSI Tech., June 1998, pp. 150-151.
3. T. Yamashita, et al., "A 450MHz 64b RISC Processor using Multiple Threshold Voltage CMOS," in ISSCC, Feb. 2000, pp. 414-415.
4. N. Sirisantana, L. Wei, and K. Roy, "High-Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness," in ICCAD, Sept. 2000, pp. 227-232.
5. K. Imai, et al., "CMOS device optimization for system-on-a-chip applications," in IEDM, Dec. 2000, pp. 455-458.
6. S. Tyagi, et al., "A 130nm Generation Logic Technology Featuring 70nm Transistors, Dual Vt Transistors and 6 layers of Cu Interconnects," in IEDM, Dec. 2000, pp. 567-570.
7. S. Thompson, et al., "A 90 nm Logic Technology Featuring 50nm Strained Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 um2 SRAM Cell," in IEDM, Dec 2002, pp. 61-64.
8. D. Deleganes, et al., "Designing a 3GHz, 130nm, Intel ®Pentium® 4 Processor," in Symp. VLSI Circuits, June 2002, pp. 130-133.
9. X. Bai, et al., "Uncertainty-Aware Circuit Optimization," in DAC, June 2002, pp. 58-63.
10. K. A. Bowman, S. G. Duvall, and J. D. Meindl, "Impact of Die-to-Die and Within-Die Parameter Fluctuations on the Maximum Clock Frequency Distribution for Gigascale Integration," IEEE J. Solid-State Circuits, pp. 183-190, Feb. 2002.