|
Volumn 2, Issue , 2003, Pages
|
A massively scaleable decoder architecture for low-density parity-check codes
|
Author keywords
BER FER; Hardware Scaling; LDPC Decoder; Parallel Architecture; VLSI
|
Indexed keywords
BIT ERROR RATE;
CODES (SYMBOLS);
COMPUTER HARDWARE;
COMPUTER SIMULATION;
HARDWARE SCALING;
DECODING;
|
EID: 0038760887
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (13)
|
References (9)
|