메뉴 건너뛰기




Volumn 2, Issue , 2003, Pages

A massively scaleable decoder architecture for low-density parity-check codes

Author keywords

BER FER; Hardware Scaling; LDPC Decoder; Parallel Architecture; VLSI

Indexed keywords

BIT ERROR RATE; CODES (SYMBOLS); COMPUTER HARDWARE; COMPUTER SIMULATION;

EID: 0038760887     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (13)

References (9)
  • 1
    • 0030219216 scopus 로고    scopus 로고
    • Near Shannon limit performance of low density parity check codes
    • Aug.
    • D.J.C. Mackay and R.M. Neal, "Near Shannon Limit Performance of Low Density Parity Check Codes", Electron. Lett., vol.32(18), pp. 1645-1646, Aug 1996.
    • (1996) Electron. Lett. , vol.32 , Issue.18 , pp. 1645-1646
    • Mackay, D.J.C.1    Neal, R.M.2
  • 3
    • 0035685606 scopus 로고    scopus 로고
    • High throughput low-density parity-check decoder architectures
    • E. Yeo, P. Pakzad, B. Nikolic, V. Anantharam, "High Throughput Low-Density Parity-Check Decoder Architectures", Proc. IEEE GLOBECOM'2001, Vol.5, pp. 3019-3024, 2001.
    • (2001) Proc. IEEE GLOBECOM'2001 , vol.5 , pp. 3019-3024
    • Yeo, E.1    Pakzad, P.2    Nikolic, B.3    Anantharam, V.4
  • 4
    • 84888027132 scopus 로고    scopus 로고
    • On finite precision implementation of low density parity check codes decoder
    • T. Zhang et al, "On Finite Precision Implementation of Low Density Parity Check Codes Decoder", Proc. IEEE ISCAS'2001, Vol. 4, pp. 202-205, 2001.
    • (2001) Proc. IEEE ISCAS'2001 , vol.4 , pp. 202-205
    • Zhang, T.1
  • 5
    • 84888029103 scopus 로고    scopus 로고
    • Parallel decoding architectures for low density parity check codes
    • C.Howland, H.Blanksby, "Parallel Decoding Architectures for Low Density Parity Check Codes", Proc. IEEE ISCAS'2001, Vol. 4, pp. 742-745, 2001.
    • (2001) Proc. IEEE ISCAS'2001 , vol.4 , pp. 742-745
    • Howland, C.1    Blanksby, H.2
  • 6
    • 0035959844 scopus 로고    scopus 로고
    • Efficient implementation technique of LDPC decoder
    • Sept.
    • W.K Leung, W.L Lee, A. Wu, L. Ping, "Efficient implementation technique of LDPC decoder" Electron. Lett.., vol. 37(20), pp. 1231-1232, Sept 2001.
    • (2001) Electron. Lett. , vol.37 , Issue.20 , pp. 1231-1232
    • Leung, W.K.1    Lee, W.L.2    Wu, A.3    Ping, L.4
  • 9
    • 84925405668 scopus 로고
    • Low-density parity-check codes
    • Jan.
    • R.G. Gallager, "Low-Density Parity-Check Codes", IRE Trans. Inform. Theory, vol. IT-8, pp.21-28, Jan 1962.
    • (1962) IRE Trans. Inform. Theory , vol.IT-8 , pp. 21-28
    • Gallager, R.G.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.