Efficient algorithms for binary logarithmic conversion and addition

IEE Proceedings: Computers and Digital Techniques

Volumn 146, Issue 3, 1999, Pages 168-172

  Wan, Y ^a   Wey, C L ^a  

^a Michigan State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; BINARY SEQUENCES; COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; NUMBER THEORY; TABLE LOOKUP;

BINARY LOGARITHMIC CONVERSION; BINARY LOGARITHMIC REPRESENTATION;

ALGORITHMS;

EID: 0033131785     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19990530     Document Type: Article

References (16)

1. LO, H.Y., and AOKI, Y.: 'Generation of a precise binary logarithm with difference grouping programmable locic array,' IEEE Trans., 1985 C-34, (8), pp. 681-691
2. KOREN, I.: 'Computer arithmetic algorithms' (Prentice Hall, 1993)
3. WONG, W.F., and GOTO, E.: 'Fast evaluation of the elementary functions in sinsle precision,' IEEE Trans. 1995, C-44, (3), pp. 453-457
4. HUANG, S.-C., and CHEN, L.G.: 'The chip design of a 32-b logarithmic number system', Proceedings of IEEE international symposium on Circuits and Systems, 1994, pp. 167-170
5. ARNOLD, M.G., BAILEY, T.A., COWLES, J.R., and WINKEL, M.D.: 'Applying features of IEEE 754 to sign/logarithm arithmetic,' IEEE Trans., 1992, C-4I, (8), pp. 1040-1049
6. LAI, F.-S., and WU, C.-F.E.: 'A hybrid number system processor with geometric and complex arithmetic capabilities,' IEEE Trans., 1991, C-40, (8), pp. 952-962
7. KOSTOPOULOS, O.K.: 'An algorithm for the computation of binary logarithms,' IEEE Trans, 1991, C-40, (11), pp. 1267-1270
8. KOREN, I., and ZINATY, O.: 'Evaluating elementary functions in a numerical coprocessor based on rational approximations,' IEEE Trans., 1990, C-39, (8), pp. 1030-1037
9. LEWIS, D.M.: 'An architecture for addition and subtraction of long word length numbers in the logarithmic number system,' IEEE Trans. I990, C-39, (11), pp. 1325-1336
10. STOURAITIS, T., and TAYLOR, F.J.: 'Floating-point to logarithmic encoder error analysis,' IEEE Trans., 1989, C-37, (7), pp. 858-863
11. KUROKAWA, T., PAYNE, 3., and LEE, S.: 'Error analysis of recursive digital filters implemented with logarithmic number systems,' IEEE Trans., 1980, ASSP-28, pp. 706-715
12. TAYLOR, F.J.: 'A hybrid floating-point loaarithmic number system processor', IEEE Trans., 1985, CAS-32, pp. 92-95.
13. TAYLOR, F.J., GILL, R., JOSEPH, J., and RADKE, }.: 'A 20-bit logarithmic number system processor,' IEEE Trans., 1988, C-37, pp. 190-199
14. DICLAUDIO, E.D., PIAZZA, F., and ORLANDI, G.: 'Fast combinational RNS processors for DSP applications,' IEEE Trans., 1995, C-44, pp. 624-633
15. LEWIS, D.M.: 'Interleaved memory function interpolated with application to an accurate LNS arithmetic unit,' IEEE Trans., 1994, C-43, pp. 974-982
16. WAN, Y.: 'Fast algorithms for generating high precision binary logarithm'. 1997. MS thesis, Department of Electrical Engineering, Michigan State University