Fixed-outline floorplanning with constraints through instance augmentation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1883-1886

  Rong, Liu ^a   Sheqin, Dong ^a   Xianlong, Hong ^a   Kajitani, Yoji ^b  

^a TSINGHUA UNIVERSITY   (China)

^b UNIVERSITY OF KITAKYUSHU   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

FEASIBLE SOLUTION; FIXED-OUTLINE; FLOOR-PLANNING;

ALGORITHMS;

SIMULATED ANNEALING;

EID: 67649112539     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464979     Document Type: Conference Paper

References (14)

1. A.B. Kahng, "Classical Floorplanning Harmful?" in Proc. International Symposium Physical Design. 2000.
2. Saurabh N. Adya and Igor L. Markov, "Fixed-outline Floorplanning Through Better Local Search," in Proc. International Conference on Computer Design, pp. 328-334, 2001.
3. D. F. Wong, and C. L. Liu, "A New Algorithm for Floorplan Design," in Proc. Design Automation Conf., pp.101-107, 1986.
4. H. Murata, K. Fujiyoshi, S. Nakatake and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair", IEEE Trans. on Computer-Aided Design, vol. 15(12), pp.1518-1524, 1996
5. Y. Pang, C.-K. Cheng and T. Yoshimura, "An Enhanced Perturbing Algorithm for Floorplan Design Using the Otree Representation", in Proc. International Symposium Physical Design, pp. 168-173. 2000.
6. Xianlong Hong et al., "Corner Block List: An Effective and Efficient Topological Representation of on-Slicing Floorplan", in Proc. International Conference on Computer Aided Design, pp. 8-13. 2000.
7. Y.-C. Chang, Y.-W. Chang, G.-M. Wu and S.-W. Wu, "B*-Trees: A New Representation for Non-Slicing Floorplans", in Proc. Design Automation Conf., pp. 458-463,2000.
8. S. Nakatake, K. Fujiyoushi, H. Murata, and Y. Kajitani, "Module Placement on BSG-structure and IC Layout Applications," in Proc. International Conference on Computer Aided Design, pp. 8-13. 2000., pp. 484-491, 1996.
9. Chang-Tzu Lin, De-Sheng Chen, and Yi-Wen Wang, "Robust Fixedoutline Floorplanning Through Evolutionary Search," in Proc. ASPDAC,pp 42~44, Jan 2004.
10. SheQin Dong, XianLong Hong, YuLiang Wu, Jun Gu, "Deterministic VLSI block placement algorithm using less flexibility first principle", Journal of Computer Science and Technology (JCST), Vol. 18, No. 6, 2003.
11. X. Tang, R. Tian and and D. F. Wong, "Fast Evaluation of Sequence Pair in Block Placement by Longest Common Subsequence Computation", in Proc. Design. Automation and Test in Europe, pp.106-111.2000.
12. X. Tang and D. F. Wong, "FAST-SP: A Fast Algorithm for Block Placement Based on Sequence Pair", in Proc. ASPDAC.2001.
13. Jianbang Lai, Ming-Shiun Lin, Ting-Chi Wang, Li-C. Wang, "Module Placement with Boundary Constraints Using the Sequencepair Representation", Proc. ASP-DAC, pp. 515-520, 2001.
14. Murata H, Fujiyoshi K, Daneko M, "VLSI/PCB placement with obstacles based on sequence pair", IEEE Transactions on Computer-Aided Design, 1998.