A real-time motion estimation FPGA architecture

Journal of Real-Time Image Processing

Volumn 3, Issue 1-2, 2008, Pages 3-20

  Babionitakis, Konstantinos ^a   Doumenis, Gregory A ^b   Georgakarakos, George ^b   Lentaris, George ^a   Nakos, Kostantinos ^a   Reisis, Dionysios ^a   Sifnaios, Ioannis ^b   Vlassopoulos, Nikolaos ^a  

^a UNIVERSITY OF ATHENS   (Greece)

^b Global Digital Technologies SA   (Greece)

Author keywords

Block matching; FPGA; Motion estimation; Real time; Video encoding

Indexed keywords

MOTION ESTIMATION; NETWORK ARCHITECTURE; REAL TIME SYSTEMS;

BLOCK-MATCHING ALGORITHMS; VIDEO ENCODING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 41349123751     PISSN: 18618200     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11554-007-0070-9     Document Type: Article

References (23)

1. Tourapis, A.M., Au, O.C., Liou, M.L.: Highly efficient predictive zonal algorithms for fast block-matching motion estimation. In: IEEE Transactions on Circuits and Systems for Video Technology, vol. 12, no.10, October (2002)
2. Tourapis, A.M., Au, O.C., Liou, M.L.: Predictive motion vector field adaptive search technique (PMVFAST): enhancing block based motion estimation. In: Proceedings of Visual Communications and Image Processing (VCIP'01) (2001)
3. Liu, Y., Oraintara, S.: Complexity comparison of fast block-matching motion estimation algorithms. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, May (2004)
4. Cheung, C., Po, L.: Novel cross-diamond-hexagonal search algorithms for fast block motion estimation. In: IEEE Transactions on Multimedia, vol. 7, no.1, February (2005)
5. Ruiz, V., Fotopoulos, V., Skodras, A.N., Constantinides, A.G.: An 8 × 8-block based motion estimation using Kalman filter. In: IEEE International Conference on Image Processing, October (1997)
6. Richardson, I.: H.264 and MPEG-4 Video Compression, Video Coding for Next Generation Multimedia. Willey, London (2003)
7. Li, T., Li, S., Shen, C.: A novel configurable motion estimation architecture for high-efficiency MPEG-4/H.264 encoding. In: IEEE Proceedings of the ASP-DAC, January (2005)
8. Alfonso, D., Rovati, F., Pau, D., Celetto, L.: An innovative, programmable architecture for ultra-low power motion estimation in reduced memory MPEG-4 encoder. IEEE Trans. Consum. Electron. 48(3), 702-708 (2002)
9. Dutta, S., Wolf, W.: A flexible parallel architecture adapted to block-matching motion-estimation algorithms. In: IEEE Transactions on Circuits and Systems for Video Technology, February (1996)
10. Rahman, C.A., Badawy, W.: A quarter pel full search block motion estimation architecture for H.264/AVC. In: IEEE International Conference on Multimedia and Expo, July 2005
11. Choi, J., Togawa, N., Yanagisawa, M., Ohtsuki, T.: VLSI architecture for a flexible motion estimation with parameters. In: IEEE Proceedings of the 15th International Conference on VLSI Design (2002)
12. Kim, M., Hwang, I., Chae, S.: A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264. In: IEEE Proceedings of the ASP-DAC, January (2005)
13. Liu, Z., Huang, Y., Song, Y., Goto, S., Ikenaga, T.: Hardware-efficient propagate partial SAD architecture for variable block size motion estimation in H.264/AVC. In: ACM Proceedings of the 17th Great Lakes Symposium on VLSI, March (2007)
14. He, W., Zhao, M., Tsui, C., Mao, Z.: A scalable frame-level pipelined architecture for FSBM motion estimation. In: IEEE 20th International Conference on VLSI Design, January (2007)
15. Huang, Y.W., Chien, S.Y., Yu Hsieh, B., Liang-Gee Chen, B.: Global elimination algorithm and architecture design for fast block matching motion estimation. In: IEEE Transactions on Circuits and Systems for Video Technology, vol. 14, no. 6, June (2004)
16. Ramachandran, S., Srinivasan, S.: FPGA implementation of a novel, fast motion estimation algorithm for real-time video compression. In: ACM Proceedings of the 2001 9th International Symposium on FPGAs, February (2001)
17. Dias, T., Momcilovic, S., Roma, N., Sousa, L.: Adaptive motion estimation processor for autonomous video devices. EURASIP J. Embed. Syst. 2007(1) (2007)
18. 2 motion estimator for picture-rate up-converter. In: Proceedings of the 17th International Conference on VLSI Design, vol. 17, pp. 1083-1088, January (2004)
19. Tourapis, A.M., Au, O.C., Liou, M.L.: Fast block-matching motion estimation using predictive motion vector field adaptive search technique (PMVFAST). ISO/IEC JTC1/SC29/WG11w MPEG2000/M5866, March (2000)
20. Babionitakis, K., Lentaris, G., Nakos, K., Vlassopoulos, N., Reisis, D., Doumenis, G., Georgakarakos, G., Sifnaios, J.: An efficient H.264 VLSI advanced video encoder. In: 13th IEEE International Conference on Electronics, Circuits and Systems, pp. 545-548, December (2006)
21. H.264 Advanced Video Coding for Generic Audiovisual Services. ITU-T, May (2003)
22. Waerdt, J., Slavenburg, G., Itegem, J., Vassiliadis, S.: Motion Estimation performance of the TM3270 processor. In: Proceedings of the 2005 ACM Symposium on Applied Computing, pp. 850-856 (2005)
23. Wong, S., Stougie, B., Cotofana, S.: Alternatives in FPGA-based SAD implementations. In: IEEE International Conference on Field-Programmable Technology, pp. 449-452, December (2002)