An efficient H.264 VLSI advanced video encoder

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2006, Pages 545-548

  Babionitakis, K ^a   Lentaris, G ^a   Nakos, K ^a   Reisis, D ^a   Vlassopoulos, N ^a   Doumenis, G ^b   Georgakarakos, G ^b   Sifnaios, J ^b  

^a UNIVERSITY OF ATHENS   (Greece)

^b Digital Security Technologies Athens   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON BEAM LITHOGRAPHY; INDUSTRIAL MANAGEMENT; MOTION PICTURE EXPERTS GROUP STANDARDS; NETWORK ARCHITECTURE; STANDARDS; THROUGHPUT;

ENCODER ARCHITECTURE; ENCODER DESIGN; FRAME SIZE; H.264/AVC; INTERNATIONAL CONFERENCES; IP CORES; LOW AREA; MAXIMUM THROUGH PUT; PERFORMANCE MEASUREMENT (QUALITY); REAL-TIME PERFORMANCE; REFERENCE SOFTWARE; VIDEO ENCODERS; VIDEO TECHNOLOGIES;

SOFTWARE DESIGN;

EID: 41349089363     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2006.379846     Document Type: Conference Paper

References (15)

1. ITU-T, "SERIES H: Audiovisual and Multimedia systems: Infrastructure of audiovisual services - Coding of moving video", ITU-T Rec. H.264 May 2003.
2. G. Sullivan, P. Topiwala, A. Luthra, "The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions", Digital Image Processing XXVII, SPIE 04, August 2004.
3. ITU-T, "Video coding for low bit rate communication", ITU-T Rec. H.263; vl: Nov. 1995, v2: Jan. 1998, v3: Nov. 2000.
4. ISO/IEC JTC 1, "Coding of audio-visual objects - Part 2: Visual", ISO/IEC 14496-2 (MPEG-4 Part 2), Jan.1999 (with several subsequent amendments and corrigenda).
5. "H.261/3 and MPEG-4 Video Encoder IP Core", www.4i2i.com
6. T. C. Chen,Y. W. Huang, L. G. Chen, "Analysis and design of macroblock pipelining for H.264/AVC VLSI architecture", Circuits and Systems, ISCAS '04, vol. 2, pp. 273-276, May 2004.
7. I. Amer, W. Badawy, G. Jullien, "Hardware prototyping for the H.264 4x4 transformation", in Acoustics, Speech, and Signal Processing, ICASSP '04, vol. 5, pp. 77- 80, May 2004.
8. J.H. Lee, N. S. Lee, "Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC", Circuits and Systems, ISCAS '04, vol. 3,pp. 741-744, May 2004.
9. Y. W. Huang, B. Y. Hsieh, T. C. Chen, L. G. Chen, "Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder", IEEE Transactions on Circuits and Systems for Video Technology, Issue 3, vol. 15, pp. 378-401, March 2005.
10. Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang, L. G. Chen, "Architecture design for deblocking filter in H.264/JVT/AVC", Multimedia and Expo, ICME '03, vol. 1, pp. 693 - 696, July 2003.
11. Iain E.G.Richardson, "H.264 and MPEG-4 Video Compression", John Wiley & Sons, September 2003
12. JM H.264/AVC reference encoder version 9.6, http://iphome.hhi.de/ suehring/tml/
13. JVT, "Joint Model Reference Encoding Methods and Decoding Con-cealment Methods", JVT Document JVT-I049, September 2003 [14] JVT, "The Fast Mode Decision with Fast Motion Estimation", JVT Document JVT-N013, January 2005
14. G.M. Schuster, A.K. Katsaggelos, "Fast and efficient mode and quantizer selection in the rate distortion sense for H.263", Proceedings of the SPIE Conference on Visual Communications and Image Processing, May 1996
15. A. Ortega, K. Ramchandran, "Rate-distorion methods for image and video Compression: An Overview", IEEE Signal Processing magazine, November 1998