-
1
-
-
33748551106
-
Effective hardware-based two-way loop cache for high performance low power processors
-
T. Anderson and S. Agarwala. Effective hardware-based two-way loop cache for high performance low power processors. In IEEE ICCD, 2000.
-
(2000)
IEEE ICCD
-
-
Anderson, T.1
Agarwala, S.2
-
3
-
-
0032592096
-
Design challenges of technology scaling
-
S. Borkar. Design challenges of technology scaling. IEEE Micro, 19(4):23-29, 1999.
-
(1999)
IEEE Micro
, vol.19
, Issue.4
, pp. 23-29
-
-
Borkar, S.1
-
4
-
-
0003281180
-
Dynamic thermal management for high-performance microprocessors
-
D. Brooks and M. Martonosi. Dynamic thermal management for high-performance microprocessors. In Proc. 7th HPCA'01, 2001.
-
(2001)
Proc. 7th HPCA'01
-
-
Brooks, D.1
Martonosi, M.2
-
6
-
-
1542296867
-
Memory hierarchy extensions to simplescalar 3.0
-
Department of Computer Sciences, The University of Texas at Austin
-
D. Burger, A. Kagi, and M. S. Hrishikesh. Memory hierarchy extensions to simplescalar 3.0. Technical Report TR99-25, Department of Computer Sciences, The University of Texas at Austin, 2000.
-
(2000)
Technical Report
, vol.TR99-25
-
-
Burger, D.1
Kagi, A.2
Hrishikesh, M.S.3
-
7
-
-
0036294454
-
Drowsy caches: Simple techniques for reducing leakage power
-
Anchorage, AK, May
-
K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge. Drowsy caches: Simple techniques for reducing leakage power. In Proc. The 29th International Symposium on Computer Architecture, Anchorage, AK, May 2002.
-
(2002)
Proc. the 29th International Symposium on Computer Architecture
-
-
Flautner, K.1
Kim, N.2
Martin, S.3
Blaauw, D.4
Mudge, T.5
-
9
-
-
0036292678
-
Dynamic fine-grain leakage reduction using leakage-biased bitlines
-
Anchorage, AK, May
-
S. Heo, K. Barr, M. Hampton, and K. Asanovi. Dynamic fine-grain leakage reduction using leakage-biased bitlines. In Proc. the 29th International, Symposium on Computer Architecture, Anchorage, AK, May 2002.
-
(2002)
Proc. the 29th International, Symposium on Computer Architecture
-
-
Heo, S.1
Barr, K.2
Hampton, M.3
Asanovi, K.4
-
10
-
-
3042601476
-
Stage-skip pipeline: A low power processor architecture using a decoded instruction buffer
-
M. Hiraki et al. Stage-skip pipeline: A low power processor architecture using a decoded instruction buffer. In Proc. ISLPED, 1996.
-
(1996)
Proc. ISLPED
-
-
Hiraki, M.1
-
13
-
-
0033359006
-
Instruction fetch energy reduction using loop caches for embed ded applications with small tight loops
-
L. H. Lee, B. Moyer, and J. Arends. Instruction fetch energy reduction using loop caches for embed ded applications with small tight loops. In Proc. ISLPED, 1999.
-
(1999)
Proc. ISLPED
-
-
Lee, L.H.1
Moyer, B.2
Arends, J.3
-
14
-
-
3042656888
-
State-preserving vs. non-state-preserving leakage control in caches
-
Feb.
-
Y. Li, D. Parikh, Y. Zhang, K. Sankaranarayanan, M. R. Stan, and K. Skadron. State-preserving vs. non-state-preserving leakage control in caches. In Proc. the 2004 DATE, pages 22-27, Feb. 2004.
-
(2004)
Proc. the 2004 DATE
, pp. 22-27
-
-
Li, Y.1
Parikh, D.2
Zhang, Y.3
Sankaranarayanan, K.4
Stan, M.R.5
Skadron, K.6
-
16
-
-
0003946111
-
An integrated cache timing and power model
-
Compaq Western Research Lab
-
G. Reinman and N. Jouppi. An integrated cache timing and power model. Technical report, Compaq Western Research Lab, 1999.
-
(1999)
Technical Report
-
-
Reinman, G.1
Jouppi, N.2
-
17
-
-
0030685015
-
Thermal management system for high performance PowerPC microprocessors
-
San Jose California
-
H. Sanchez et al. Thermal management system for high performance PowerPC microprocessors. In Proceedings of COMPCON 97, San Jose California, 1997.
-
(1997)
Proceedings of COMPCON 97
-
-
Sanchez, H.1
-
19
-
-
0001857537
-
Reducing power in high-performance microprocessors
-
V. Tiwari et al. Reducing power in high-performance microprocessors. In 35th Design Automation Conference, 1998.
-
(1998)
35th Design Automation Conference
-
-
Tiwari, V.1
-
20
-
-
0034825598
-
An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance i-caches
-
S.-H. Yang, M. D. Powell, B. Falsafi, K. Roy, and T. N. Vijaykumar. An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In Proc. HPCA, 2001.
-
(2001)
Proc. HPCA
-
-
Yang, S.-H.1
Powell, M.D.2
Falsafi, B.3
Roy, K.4
Vijaykumar, T.N.5
-
21
-
-
84948993747
-
Compiler-directed instruction cache leakage optimization
-
Istanbul, Turkey, November
-
W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin. Compiler-directed instruction cache leakage optimization. In Proc. the 35th Micro, Istanbul, Turkey, November 2002.
-
(2002)
Proc. the 35th Micro
-
-
Zhang, W.1
Hu, J.S.2
Degalahal, V.3
Kandemir, M.4
Vijaykrishnan, N.5
Irwin, M.J.6
-
22
-
-
34249306904
-
Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects
-
Dept. of Computer Science, Univ. of Virginia
-
Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Technical report, Dept. of Computer Science, Univ. of Virginia, 2003.
-
(2003)
Technical Report
-
-
Zhang, Y.1
Parikh, D.2
Sankaranarayanan, K.3
Skadron, K.4
Stan, M.5
|