A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs

CODES+ISSS 2007: International Conference on Hardware/Software Codesign and System Synthesis

Volumn , Issue , 2007, Pages 9-14

  Thompson, Mark ^a   Nikolov, Hristo ^b   Stefanov, Todor ^b   Pimentel, Andy D ^a   Erbas, Cagkan ^a   Polstra, Simon ^a   Deprettere, Ed F ^b  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

^b LEIDEN UNIVERSITY   (Netherlands)

Author keywords

Design space exploration; Rapid prototyping; System level design and synthesis

Indexed keywords

COMPUTER SYSTEMS PROGRAMMING; ENCODING (SYMBOLS); FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MULTIMEDIA SYSTEMS; RAPID PROTOTYPING;

DESIGN SPACE EXPLORATION; SYSTEM LEVEL DESIGN AND SYNTHESIS;

MICROPROCESSOR CHIPS;

EID: 38849174692     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289816.1289823     Document Type: Conference Paper

References (21)

1. A. Cassidy, J. Paul, and D. Thomas. Layered, multi-threaded, high-level performance design. In Proc. of the Design, Automation and Test in Europe, March 2003.
2. D. Lyonnard et al. Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. In Proc. of the Design Automation Conference (DAC2001), June 18-22 2001.
3. F. Balarin et al. Metropolis: An integrated electronic system design environment. IEEE Computer, 36(4), April 2003.
4. A. Gerstlauer and D. Gajski. System-level abstraction semantics. In Proc. 15th Int. Symposium on System Synthesis (ISSS'02), pages 231-236, Oct. 2-4 2002.
5. C. A. R. Hoare. Communicating sequential processes. Communications of the ACM, 21(8), August 1978.
6. A. A. Jerraya, A. Bouchhima, and F. Pétrot. Programming models and hw-sw interfaces abstraction for multi-processor SoC. In Proc. of the Design Automation Conference (DAC), pages 280-285, 2006.
7. K. Keutzer et al. System level design: Orthogonalization of concerns and platform-based design. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 19(12), Dec. 2000.
8. G. Kahn. The semantics of a simple language for parallel programming. In Proc. of the IFIP Congress 74, 1974.
9. M. J. Rutten et al. A Heterogeneous Multiprocessor Architecture for Flexible Media Processing. IEEE Design & Test of Computers, 19(4), 2002.
10. G. Martin. Overview of the MPSoC Design Challenge. In Proc. Design Automation Conference (DAC), San Francisco, USA, July 24-28 2006.
11. A. Mihal and K. Keutzer. Mapping concurrent applications onto architectural platforms. In A. Jantsch and H. Tenhunen, editors, Networks on Chips, pages 39-59. Kluwer Academic Publishers, 2003.
12. S. Mohanty and V. K. Prasanna. Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures. In Proc. of the IEEE International ASIC/SOC Conference, 2002.
13. H. Nikolov, T. Stefanov, and E. Deprettere. Multi-processor system design with ESPAM. In Proc. of the Int. Conf. on HW/SW Codesign and System Synthesis (CODES-ISSS'06), pages 211-216, Oct. 2006.
14. P. G. Paulin et al. Parallel Programming Models for a Multiprocessor SoC Platform Applied to Networking and Multimedia. IEEE Trans. on VLSI Systems, 14(7), 2006.
15. A. D. Pimentel, C. Erbas, and S. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers, 55(2):99-112, 2006.
16. A. D. Pimentel, M. Thompson, S. Polstra, and C. Erbas. On the calibration of abstract performance models for system-level design space exploration. In Proc. of the Int. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS), pages 71-77, 2006.
17. T. Stefanov, B. Kienhuis, and E. F. Deprettere. Algorithmic transformation techniques for efficient exploration of alternative application instances. In Proc. of the Int. Symposium on Hardware/Software Codesign (CODES), pages 7-12, May 2002.
18. T. Kangas et al. UML-based multi-processor SoC design framework. ACM Trans. on Embedded Computing Systems, 5(2):281-320, May 2006.
19. T. Kogel et al. Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs. In Proc. of the Int. workshop on Systems, Architectures, Modeling and Simulation (SAMOS), pages 138-148, 2003.
20. T. Stefanov et al. System design using Kahn process networks: The Compaan/Laura approach. In Proc. of the Int. Conference on Design, Automation and Test in Europe (DATE), pages 340-345, Feb. 2004.
21. S. Verdoolaege, H. Nikolov, and T. Stefanov. PN: a tool for improved derivation of process networks. EURASIP Journal on Embedded Systems, 2007.