A fast and accurate technique for mapping parallel applications on stream-oriented MPSoC platforms with communication awareness

International Journal of Parallel Programming

Volumn 36, Issue 1, 2008, Pages 3-36

  Ruggiero, Martino ^a   Guerri, Alessio ^a   Bertozzi, Davide ^b   Milano, Michela ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF FERRARA   (Italy)

Author keywords

Allocation; Constraint programming; Integer programming; MPSoCs; Scheduling

Indexed keywords

CONSTRAINT PROGRAMMING (CP); CYCLE-ACCURATE FUNCTIONAL SIMULATION; MAPPING PROBLEMS; REAL-LIFE APPLICATIONS;

CONSTRAINT THEORY; INTEGER PROGRAMMING; PROBLEM SOLVING; REAL TIME SYSTEMS; SCHEDULING;

COMPUTATIONAL COMPLEXITY;

EID: 38349175055     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-007-0032-7     Document Type: Article

References (37)

1. F. Angiolini, L. Benini, D. Bertozzi, M. Loghi, and R. Zafalon, Analyzing On-Chip Communication in a MPSoC environment, in Proceedings of the IEEE Design and Test in Europe Conference (DATE), Paris, France, pp. 752-757 (2004).
2. ARM Ltd., Sheffield, UK, AMBA 2.0 Specification. http://www.arm.com/ armtech/AMBA
3. ARM11 MPCore, http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor. html
4. Avispa-CH1 Communications Signal Processor, http://www.silicon-hive.com/ t.php?assetname = text&id = 131
5. J. Axelsson, Architecture Synthesis and Partitioning of Real-Time Synthesis: A Comparison of 3 Heuristic Search Strategies, in Proceedings of the 5th International Workshop on Hardware/Software Codesign (CODES/CASHE97), Braunschweig, Germany, pp. 161-166 (1997).
6. P. Baptiste, C. Le Pape, and W. Nuijten, Constraint-Based Scheduling, in Proceedings of the International Series in Operations Research and Management Science, Vol. 39, Springer, New York, USA (2001).
7. A. Bender, MILP based Task Mapping for Heterogeneous Multiprocessor Systems, EURO-DAC '96/EURO-VHDL '96, in Proceedings of the conference on European design automation, Geneva, Switzerland, pp. 190-197 (1996).
8. Benders J.F. (1962). Partitioning Procedures for Solving Mixed-Variables Programming Problems. Numerische Mathematik 4:238-252
9. Chatha K.S., Vemuri R. (2002). Hardware-Software Partitioning and Pipelined Scheduling of Transformative Applications, in Transactions on Very Large Scale Integration Systems 10(3):193-208
10. CT3600 Family of Multi-core DSPs, http://www.cradle.com/products/ sil_3600-family. shtml
11. Micheli De. G. (1994). Synthesis and Optimization of Digital Circuits. McGraw Hill, New York
12. Eles P., Peng Z., Kuchcinski K., Doboli A. (1997). System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu search. Journal on Design Automation for Embedded Systems 2:5-32
13. P. Eles, Z. Peng, K. Kuchcinski, A. Doboli, and P. Pop, Scheduling of Conditional Process Graphs for the Synthesis of Embedded Systems, in Proceedings of the conference on Design, automation and test in Europe, Paris, France, pp. 132-139 (1998).
14. Embedded microelectronic systems: status and trends, in IEE Proceedings-Computers and Digital Techniques-March 2005 - Vol. 152, Issue 2.
15. A. Eremin and M. Wallace, Hybrid Benders Decomposition Algorithms in Constraint Logic Programming, in Proc. of the 7th International Conference on Principles and Practice of Constraint Programming - CP 2001, Paphos, Cyprus, pp. 1-15 (2001).
16. B. Flachs et al., A Streaming Processor Unit for the CELL Processor, in Proceedings of the ISSCC, San Francisco, USA, pp. 134-135 (2005).
17. G. Fohler and K. Ramamritham, Static Scheduling of Pipelined Periodic Tasks in Distributed Real-Time Systems, in Proc. of the 9th EUROMICRO Workshop on Real-Time Systems - EUROMICRO-RTS '97, Toledo, Spain, pp. 128-135 (1997).
18. Grossmann I.E., Jain V. (2001). Algorithms for Hybrid MILP/CP Models for a Class of Optimization Problems. INFORMS Journal on Computing 13(4):258-276
19. Hooker J.N., Ottosson G. (2003). Logic-Based Benders Decomposition. Mathematical Programming 96:33-60
20. J. N. Hooker, A Hybrid Method for Planning and Scheduling, in Proceedings of the 10th International Conference on Principles and Practice of Constraint Programming - CP 2004, Toronto, Canada, pp. 305-316 (2004).
21. S. Kodase, S. Wang, Z. Gu, and K. Shin, Improving Scalability of Task Allocation and Scheduling in Large Distributed Real-Time Systems Using Shared Buffers, in Proceedings of the 9th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2003), Washington, USA, pp. 181-188 (2003).
22. K. Kuchcinski, Embedded System Synthesis by Timing Constraint Solving, in Proceedings of the 10th International Symposium on System Synthesis, Antwerp, Belgium, pp. 50-57 (1997).
23. K. Kuchcinski and R.Szymanek, A Constructive Algorithm for Memory-Aware Task Assignment and Scheduling, in Proceedings of the 9th International Symposium on Hardware/Software Codesign - CODES 2001, Copenhagen, Denmark, pp. 147-152 (2001).
24. Kwok Y., Ahmad I. (1999). Static Scheduling Algorithms for Allocating Directed Task Graphs to Multiprocessors. ACM Computing Surveys 31(4):406-471
25. C. Lee, M. Potkonjak, and W. Wolf, System-Level Synthesis of Application-Specific Systems Using A*Search and Generalized Force-Directed Heuristics, in Proceedings of the 9th International Symposium on System Synthesis-ISSS '96, San Diego, USA, pp. 2-7 (1996).
26. Y. Li and W. H. Wolf, Hardware/Software Co-Synthesis with Memory Hierarchies, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1405-1417 (1999).
27. D. Novo, W. Moffat, V. Derudder, and B. Bougard, Mapping a Multiple Antenna SDM-OFDM Receiver on the ADRES Coarse-Grained Reconfigurable Processor, in Proceedings of the IEEE Workshop on Signal Processing Systems Design and Implementation, Athens, Greece, pp. 473-478 (2-4 Nov. 2005).
28. P. Palazzari, L. Baldini, and M. Coli, Synthesis of Pipelined Systems for the Contemporaneous Execution of Periodic and Aperiodic Tasks with Hard Real-Time Constraints, in Proceedings of the 18th International Parallel and Distributed Processing Symposium - IPDPS'04, Santa Fe, USA, pp. 121-128 (2004).
29. F. Poletti, P. Marchal, D. Atienza, L. Benini, F. Catthoor, and J. M. Mendias, An Integrated Hardware/Software Approach For Run-Time Scratchpad Management, in Proceedings of the DAC 2004, San Diego, USA, pp. 238-243 (2004).
30. F. Poletti, A. Poggiali, and P. Marchal, Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture, in Design And Test Europe Conference 2005 Proceedings, Munich, Germany, pp. 736-741 (2005).
31. S. Prakash and A. Parker, SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems, Journal of Parallel and Distributed Computing, 338-351 (1992).
32. S. Prakash and A. C. Parker, Synthesis of Application-Specific Multiprocessor Systems Including Memory Components, in Proceedings of the International Conference on Application Specific Array Processors, Berkeley, USA (1992).
33. J. C. Régin, A filtering algorithm for constraints of difference in CSPs, in Proceedings of the 12th National Conference on Artificial Intelligence-AAAI94, Seattle, USA, pp. 362-367 (1994).
34. RTEMS Home Page, http://www.rtems.com
35. E. S.Thorsteinsson, A Hybrid Framework Integrating Mixed Integer Programming and Constraint Programming, in Proceedings of the 7th International Conference on Principles and Practice of Constraint Programming - CP 2001, Paphos, Cyprus, pp. 16-30 (2001).
36. Tsang E.P.K. (1993). Foundation of Constraint Satisfaction. Academic Press, New York
37. Wolf W. (2003). A Decade of Hardware/Software Codesign. IEEE Computer 36(4):38-43