Synthesis of pipelined systems for the contemporaneous execution of periodic and aperiodic tasks with hard real-time constraints

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 1693-1700

  Palazzari, Paolo ^a   Baldini, Luca ^b   Coli, Moreno ^b  

^a ENEA   (Italy)

^b SAPIENZA UNIVERSITY OF ROME   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CONTROL DATA FLOW GRAPHS (CDFG); PIPELINED SYSTEMS; REAL TIME SCHEDULING; REAL-TIME CONSTRAINTS (RTC);

ALGORITHMS; COMPUTATIONAL METHODS; DATA ACQUISITION; GRAPH THEORY; OPTIMIZATION; PROBLEM SOLVING; RESOURCE ALLOCATION; SCHEDULING; SIMULATED ANNEALING;

REAL TIME SYSTEMS;

EID: 12444276686     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. S. Amellal and B. Kaminska, "Functional synthesis of digital systems with TASS," IEEE Trans. Computer-Aided Design, vol. 13, May 1994.
2. G. Lakshminarayana, K. S. Khouri and N. K. Jha, "Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions", IEEE Proceedings of the International Conference (ICCAD), 1997.
3. S. Kirkpatrick, C. D. Gelatt, M.P. Vecchi: "Optimization by simulated annealing", Science, vol. 220, no. 4598 (1983).
4. N. Park, A.C. Parker: "Sehwa: A software package for synthesis of pipelines from behavioral specifications", IEEE Transactions on CAD, vol. 7(3) (1988).
5. K.S. Hwang, A.E. Cavasant, M. Dragomirecky, M.A. D'Abreu: "Constrained conditional resource sharing in pipeline synthesis", IEEE Proceedings of the International Conference on CAD (ICCAD), 1988.
6. M. Coli, P. Palazzari, "Pipelined systems design through simulated annealing", Proceedings of the Workshop on Design Methodologies for Microelectronics (DMM95), 1995.
7. M. Coli, P. Palazzari: "Real time pipelined systems design through simulated annealing", Journal of Systems Architecture, vol.42, no. 6-7 (Dec. 1996).
8. M. Coli, P. Palazzari, "A new method for optimization and scheduling in real time applications", Proceedings of the EUROMICRO 7th International Workshop on Real Time Systems, 1995.
9. Bharat P. Dave, Niraj K. Jha, " CASPER: Concurrent Hardware-Software Co-Synthesis of Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures", Design Automation and Test in Europe (DATE '98), 1998.
10. Dave, B. P., G. Lakshminarayana, N. K. Jha., "COSYN: Hardware Software Co-Synthesis of Embedded Systems", Proc. of the Design Automation Conference (DAC), 1997.
11. K.S. Hwang, A.E. Cavasant, C.T. Chang, M.A. D'Abreu: "Scheduling and hardware sharing in pipelined data paths", Proc. ICCAD-89 (1989).
12. U. Prabhu, B.M. Pangrle: "Conditional and unconditional hardware sharing in pipeline synthesis", IEEE Proceedings of European Design Automation Conference, 1993.
13. A. Deckers, E. Aarts: "Global optimization and simulated annealing", Mathematical Programming 50 (1991).