Information theoretic evaluation of side-channel resistant logic styles

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4727 LNCS, Issue , 2007, Pages 427-442

  Macé, François ^a   Standaert, François Xavier ^a   Quisquater, Jean Jacques ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; CRYPTOGRAPHY; SYSTEMS ANALYSIS;

LOGIC STYLES; NOISE PARAMETERS;

INFORMATION ANALYSIS;

EID: 38049074795     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-74735-2_29     Document Type: Conference Paper

References (26)

1. Agrawal, D., Archambeault, B., Rao, J., Rohatgi, P.: The EM Side-Channel(s). In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C (eds.) CHES 2002. LNCS, vol. 2523, pp. 29-45. Springer, Heidelberg (2003)
2. Allam, M.W., Elmasry, M.I.: Dynamic Current Mode Logic (DyCML): A New LowPower High-Performances Logic Styles. IEEE Journal of Solid State Circuits 36(3), 550-558 (2001)
3. Archambeau, C., Peeters, E., Standaert, F.-X., Quisquater, J.-J.: Template Attacks in Principal Subspaces. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 1-14. Springer, Heidelberg (2006)
4. Berkley MOSFET Simulation Model: Device Research Group, Department of of Electrical Engineering and Computer Science, University of California, Berkeley, http://www-device.eecs.berkeley.edu/bsim3/
5. Chari, S., Rao, J., Rohatgi, P.: Template Attacks. In: Kaliski Jr., B.S., Koç, Ç.K., Paar, C (eds.) CHES 2002. LNCS, vol. 2523, pp. 13-28. Springer, Heidelberg (2003)
6. ECRYPT Network of Excellence in Cryptology: The Side-Channel Cryptanalysis Lounge, http ://www.crypto.ruhr-uni-bochum.de/en_sclounge.html
7. http ://www.mentor.com/products/eldo
8. Fournier, J.A., Moore, S., Li, H., Mullins, R.D., Taylor, G.S.: Security Evaluation of Asynchronous Circuits. In: D.Walter, C., Koç, Ç.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 137-151. Springer, Heidelberg (2003)
9. Fischer, W., Gammel, B.M.: Masking at the Gate Level in The Presence of Glitches. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 187-200. Springer, Heidelberg (2005)
10. Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R.: The Backend Duplication Method: A Leakage-Proof Place-and-Route Strategy for ASICs. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 383-397. Springer, Heidelberg (2005)
11. Hassoune, I., Macé, F., Flandre, D., Legat, J.-D.: Low-swing current mode logic (LSCML): a new logic style for secure smart cards against power analysis attacks. Microelectronics Journal 37(9), 997-1006 (2006)
12. Kocher, P.: Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol. 1109, pp. 104-113. Springer, Heidelberg (1996)
13. Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M.J. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 398-412. Springer, Heidelberg (1999)
14. Li, H., Markettos, T., Moore, S.: Security Evaluation Against Electromagnetic Analysis at Design Time. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 280-292. Springer, Heidelberg (2005)
15. Macé, F., Standaert, F.-X., Hassoune, I., Legat, J.-D., Quisquater, J.-J.: A Dynamic Current Mode Logic to Counteract Power Analysis Attacks. In: The Proceedings DCIS 2004, Bordeaux France, pp. 186-191 (November 2004)
16. Mangard, S., Popp, T., Gammel, B.: Side-Channel Leakage of Masked CMOS Gates. In: Menezes, A.J. (ed.) CT-RSA 2005. LNCS, vol. 3376, pp. 351-365. Springer, Heidelberg (2005)
17. Popp, T., Mangard, S.: Masked Dual-Rail Pre-Charge Logic: DPA-Resistance Without Routing Constraints. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol. 3659, pp. 172-186. Springer, Heidelberg (2005)
18. Standaert, F.-X., Malkin, T.G., Yung, M.: A Formal Practice-Oriented Model for the Analysis of Side-Channel Attacks. Cryptology ePrint Archive, Report 2006/139 (2006), http ://eprint.iacr.org
19. Standaert, F.-X., Peeters, E., Archambeau, C., Quisquater, J.-J.: Towards Security Limits in Side-Channel Attacks. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 30-45. Springer, Heidelberg (2006)
20. Suzuki, D., Seaki, M.: Security Evaluation of DPA Countermeasures Using DualRail Pre-Charge Logic Style. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 255-269. Springer, Heidelberg (2006)
21. Tiri, K., Akmal, M., Verbauwhede, I.: Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand DPA on Smart Cards. In: The proceedings of ESSCIRC 2002, Florence, Italy, pp. 403-406 (September 2002)
22. Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: The proceedings of DATE 04, Paris, France, vol. 1, pp. 10246-10251 (February 2004)
23. Tiri, K., Verbauwhede, L: Place and Route for Secure Standard Cell Design. In: The proceedings of CARDIS 2004, pp. 143-158. Kluwer, Dordrecht (2004)
24. Tiri, K., Verbauwhede, I.: Design Method for Constant Power Consumption of Differential Logic Circuits. In: the proceedings of DATE, pp. 628-633 (2005)
25. Tiri, K., Verbauwhede, I.: Simulation Models for Side-Channel Information Leaks. In: The proceedings of DAC 05, pp. 228-233, San Diego, CA, USA, (June 2005)
26. UCL Crypto Group: Theoretical Models for Side-Channel Attacks, home page and FAQs: http://www.dice.ucl.ac.be/fstandae/tsea