Design method tor constant power consumption of differential losic circuits

Proceedings -Design, Automation and Test in Europe, DATE '05

Volumn I, Issue , 2005, Pages 628-633

  Tiri, Kris ^a   Verbauwhede, Ingrid ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ENCRYPTION ALGORITHMS; INPUT SIGNALS; INTERNAL NODES; SIDE CHANNEL ATTACKS;

ALGORITHMS; CRYPTOGRAPHY; EMBEDDED SYSTEMS; ENERGY UTILIZATION; INTEGRATED CIRCUITS; LOGIC GATES; SECURITY OF DATA; SMART CARDS;

LOGIC CIRCUITS;

EID: 33646906840     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2005.113     Document Type: Conference Paper

References (17)

1. E. Hess, N. Janssen, B, Meyer and T. Schuetze, "Information Leakage Attacks Against Smart Card Implementations of Cryptographic Algorithms and Countermeasures - a Survey," in Proc. of EUROSMART, pp. 55-64, 2000.
2. P. Kocher, J. Jaffe and B. Jun, "Differential Power Analysis," in Proc. of Advances in Cryptology (CRYPTO'99), Lecture Notes in Computer Science, Vol. 1666, pp. 388-397, 1999.
3. M. Renaudin, F. Bouesse, P. Proust, J. Tuai, L. Sourgen and F. Germain, "High Security Smart-cards," in Proc. of Design Automation and Test in Europe Conference (DATE 2004), pp. 228-232, 2004.
4. P. Kocher, R. Lee, G. McGraw, A. Raghunathan and S. Ravi, "Security as a New Dimension in Embedded System Design," in Proc. of 41st Design Automation Conference (DAC 2004), pp. 753-760, 2004.
5. S. Chari, C. Jutla, J. Rao and P. Rohatgi, "Towards Sound Approaches to Counteract Power-Analysis Attacks," in Proc. of Advances in Cryptology (CRYPTO'99), Lecture Notes in Computer Science, Vol. 1666, pp. 398-412, 1999.
6. K. Tiri and I. Verbauwhede, "Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology," in Proc. of Cryptographic Hardware and Embedded Systems (CHES 2003), Lecture Notes in Computer Science, Vol. 2779, pp. 125-136, 2003.
7. J. Fournier, S. Moore, H. Li, R. Mullins and G. Taylor, "Security Evaluation of Asynchronous Circuits," in Proc. of Cryptographic Hardware and Embedded Systems (CHES 2003), Lecture Notes in Computer Science, Vol. 2779, pp. 137-151, 2003.
8. K. Tiri and I. Verbauwhede, "A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation," in Proc. of Design Automation and Test in Europe Conference (DATE 2004), pp. 246-251, 2004.
9. D. Sokolov, J. Murphy, A. Bystrov and A. Yakovlev, "Improving the Security of Dual-Rail Circuits," in Proc. of Cryptographic Hardware and Embedded Systems (CHES 2004), Lecture Notes in Computer Science, Vol. 3156, pp. 282-297, 2004.
10. K. Tiri, M. Akmal and I. Verbauwhede, "A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards," in Proc. of European Solid-State Circuits Conference (ESSCIRC 2002), pp. 403-406, 2002.
11. F. Mace, F. Standaert, I. Hassoune, J. Legat and J. Quisquater, "A Dynamic Current Mode Logic to Counteract Power Analysis Attacks," in Proc of XIX Conference on Design of Circuits and Integrated Systems (DCIS 2004), 2004.
12. S. Guilley, P. Hoogvorst, Y. Mathieu, R. Pacalet and J. Provost, "CMOS Structures Suitable for Secured Hardware," in Proc. of Design Automation and Test in Europe Conference (DATE 2004), pp. 1414-1415, 2004.
13. M. Allam and M. Elmasry, "Dynamic Current Mode Logic (DyCML): A New Low-Power High-Performance Logic Style," IEEE Journal of Solid-State Circuits, Vol. 36, pp. 550-558, March 2001.
14. L. Heller, W. Griffin, J. Davis and N. Thoma, "Cascode Voltage Switch Logic: A differential CMOS Logic Family," Digest of Technical Papers, IEEE International Solid-State Circuits Conference, pp. 16-17, Feb. 1984.
15. J. Montanaro, et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor," IEEE Journal of Solid-State Circuits, Vol. 31, pp. 1703-1712, Nov. 1996.
16. K. Chu and D. Pulfrey, "Design Procedures for Differential Cascode Voltage Switch Circuits," IEEE Journal of Solid-State Circuits, Vol. 21, pp. 1082-1087, Dec. 1986.
17. J. Rabaey, "Digital Integrated Circuits: A design perspective," Prentice Hall, 1996.