The "backend duplication" method a leakage-proof place-and-route strategy for ASICs

Lecture Notes in Computer Science

Volumn 3659, Issue , 2005, Pages 383-397

  Guilley, Sylvain ^a   Hoogvorst, Philippe ^a   Mathieu, Yves ^a   Pacalet, Renaud ^a  

^a INSTITUT TELECOM   (France)

Author keywords

Differential signals; Information leakage; Secured backend

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER AIDED DESIGN; LOGIC GATES; PROGRAM PROCESSORS; ROUTERS; SECURITY OF DATA;

DESIGN RULES; DIFFERENTIAL SIGNALS; INFORMATION LEAKAGE; SECURED BACKEND;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 27244444584     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11545262_28     Document Type: Conference Paper

References (14)

1. Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: Proceedings of ESSCIRC'02. (2002) pp 403-406.
2. Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Proceedings of DATE'04. (2004) pp 246-251.
3. Moore, S., Anderson, R., Cunningham, P., Mullins, R., Taylor, G.: Improving Smart Card Security using Self-timed Circuits. In: Proceedings of ASYNC'02. (2002) pp 211-218.
4. Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R., Provost, J.: CMOS Structures Suitable for Secured Hardware. In: Proceedings of DATE'04. (2004) pp 1414-1415.
5. Kocher, P., Jaffe, J., Jun, B.: Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems. In: Proceedings of CRYPTO'96. Volume 1109 of LNCS., Springer (1996) pp 104-113.
6. Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis: Leaking Secrets. In: Proceedings of CRYPTO'99. Volume 1666 of LNCS., Springer (1999) pp 388-397.
7. Gandolfi, K., Mourtel, C., Olivier, F.: Electromagnetic Analysis: Concrete Results. In: Proceedings of CHES'01. Volume 2162 of LNCS, Springer (2001) pp 251-261.
8. Sokolov, D., Murphy, J., Bystrov, A.: Improving the Security of Dual-Rail Circuits. In: Proceedings of CHES'04. LNCS, Springer (2004) pp 282-297.
9. Tiri, K., Verbauwhede, I.: Place and Route for Secure Standard Cell Design. In: Proceedings of CARDIS'04. (2004) pp 143-158.
10. Goubin, L., Patarin, J.: DES and Differential Power Analysis (The "Duplication" Method). In: Proceedings of CHES'99. LNCS, Springer (1999) pp 158-172.
11. LEF/DEF parsers: (website) http://openeda.si2.org/projects/lefdef/ or http://www.cadence.com/partners/languages/languages.aspx.
12. Tiri, K., Verbauwhede, I.: "Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In LNCS, ed.: Proceedings of CHES'03. Volume 2779 of LNCS, Springer (2003) pp 125-136.
13. Bouesse, G., Renaudin, M., Robisson, B., Beigné, E., Liardet, P.Y, Prevosto, S., Sonzogni, J.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Concrete Results. In: Proceedings of DCIS'04. (2004) Bordeaux, France.
14. Bouesse, G., Renaudin, M., Dumont, S., Germain, F.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. In: Proceedings of DATE'05. (2005) pp 424-429. Munich, Germany.