Block structure preserving model order reduction

BMAS 2005 - Proceedings of the 2005 IEEE International Behavioral Modeling and Simulation Workshop

Volumn 2005, Issue , 2005, Pages 1-6

  Yu, Hao ^a   He, Lei ^a   Tan, Sheldon X D ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California Riverside   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK STRUCTURE; BORDERED-BLOCK DIAGONAL (BED); PRIMA; SPECIFIC APPLICATIONS;

DATABASE SYSTEMS; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS;

BLOCK CODES;

EID: 33746809878     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BMAS.2005.1518178     Document Type: Conference Paper

References (11)

1. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. on CAD, pp. 352-366, April 1990.
2. K. J. Kerns and A. T. Yang, "Stable and efficient reduction of large, multiport RC network by pole analysis via congruence transformations," IEEE Trans. on CAD, vol. 16, pp. 734-744, July 1998.
3. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reducedorder interconnect macro-modeling algorithm," IEEE Trans. on CAD, pp. 645-654, 1998.
4. R. W. Freund, "SPRIM: Structure-preserving reduced-order interconnect macro-modeling," in IEEE/ACM ICCAD, 2004.
5. M. Zhao, R. Panda, and et.al., "Hierarchical analysis of power distribution networks," IEEE Trans. on CAD, pp. 159-168, 2002.
6. P. Feldmann and F. Liu, "Sparse and efficient reduced order modeling of linear sub-circuits with large number of terminals," in IEEE/ACM ICCAD, 2004.
7. EJ.Grimme, Krylov projection methods for model reduction (Ph. D Thesis). Univ. of Illinois at Urbana-Champaign, 1997.
8. F. F. Wu, "Solution of large-scale networks by tearing," IEEE Trans. on CAS, pp. 706-713, 1976.
9. B. Stanisic, N.K.Verghese, R.A.Rutenbar, L.R.Carley, and D.J. Allstot, "Addressing substrate coupling in mixed-mode ICs: simulation and power distribution synthesis," IEEE J. Solid-State Circuits, pp. 226-238, 1994.
10. A.M.Niknejad, R.Oharpurey, and R.O.Meyer, "Numerically stable green function for modeling and analysis of substrate coupling in integrated circuits," IEEE Trans. on CAD, pp. 305 - 315, 1998.
11. A. Nardi, H.B.Zeng, J.L.Oarrett, L.Daniel, and A.Sangiovanni-Vincentelli, "A methodology for the computation of an upper bound on noise current spectrum of CMOS switching activity," in IEEE/ACM ICCAD, 2002.