Multi-rate layered decoder architecture for block LDPC codes of the IEEE 802.11n wireless standard

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 1645-1648

  Gunnam, Kiran ^a   Choi, Gwan ^a   Wang, Weihuang ^a   Yeary, Mark ^b  

^a Department of Electrical and Computer Engineering   (United States)

^b University of Oklahoma   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; MESSAGE PASSING; SCHEDULING; SIGNAL ENCODING; STANDARDS;

LDPC CODES; MULTI-RATE LAYERED DECODERS;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 34548840321     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378835     Document Type: Conference Paper

References (16)

1. D. MacKay and R. Neal, "Near shannon limit performance of low density parity check codes", Electronics Letters, volume 32, pp. 1645-1646, Aug 1996.
2. J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier and X. Y. Hu, "Reduced-complexity decoding of LDPC codes," IEEE Trans. on Communications, vol. 53, pp. 1288-1299, Aug. 2005.
3. M. Mansour and N. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. of Solid-State Circuits, vol. 41, no.3, pp. 684-698, March 2006.
4. H. Sankar and K. Narayanan, "Memory-efficient sum-product decoding of LDPC codes," IEEE Trans. on Communications, vol.52, pp. 1225-1230, Aug. 2004.
5. D. Hocevar, "A reduced complexity decoder architecture via layered decoding of LDPC codes," Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on, pp. 107-112, Oct. 2004.
6. A. Blanksby, C. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder", IEEE J. Solid-State Circuits, Vol.37, Iss.3, pp. 404-412, Mar 2002.
7. K. Gunnam, G. Choi, and M. Yeary, "An LDPC decoding schedule for memory access reduction," IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, pp. 173-6 vol. 5, May 2004.
8. M. Karkooti and J. Cavallaro, "Semi-parallel reconfigurable architectures for real-time LDPC decoding," Proceedings of International Conference on Information Technology, Coding and Computing, vol. 1, pp. 579-585, 2004.
9. T. Brack, F. Kienle and N. Wehn. "Disclosing the LDPC code decoder design space", Design Automation and Test in Europe (DATE) Conference, pp. 200-205, March 2006.
10. K. Gunnam, G. Choi, W. Wang, E. Kim and M. B. Yeary, "Decoding of Quasi-cyclic LDPC Codes using an On-The-Fly Computation," Accepted for 40th Asilomar Conf. on Signals, Systems and Computers, October 2006.
11. H. Zhong, T. Zhang, "Block-LDPC: a practical LDPC coding system design approach," IEEE Trans. on Circuits and Systems I, vol.52, no.4, pp. 766-775, April 2005.
12. IEEE 802.16e WiMax Standard, IEEE P802.16e-2005, October 2005.
13. IEEE 802.11 Wireless LANsWWiSE Proposal: High Throughput extension to the 802.11 Standard. IEEE 11-04-0886-00-000n.
14. K. Gunnam, "Area and energy efficient VLSI architectures for low-density parity-check decoders using an on-the-fly computation," PhD Dissertation, Texas A&M University, October 2006.[Online]. Available: http://dropzone.tamu.edu/techpubs.
15. M. Rovini, N. L'Insalata, F. Rossi, L. Fanucci, "VLSI design of a high-throughput multi-rate decoder for structured LDPC codes," in Proc. 8th Euromicro Conference on Digital System Design, pp. 202-209, Sept. 2005
16. Open source standard cell library. Available online: http://www. vlsitechnology.org