Decoding of Quasi-cyclic LDPC codes using an on-the-fly computation

Conference Record - Asilomar Conference on Signals, Systems and Computers

Volumn , Issue , 2006, Pages 1192-1199

  Gunnam, Kiran K ^a   Choi, Gwan S ^a   Wang, Weihuang ^a   Kim, Euncheol ^a   Yeary, Mark B ^b  

^a TEXAS A AND M UNIVERSITY   (United States)

^b UNIVERSITY OF OKLAHOMA   (United States)

Author keywords

Array LDPC; Block LDPC; IEEE 802.1 In; IEEE 802.16e; Irregular LDPC; Layered decoding; Low density parity check (LDPC) codes; Offset min sum; Quasi cyclic LDPC; Turbo decoding message passing; Vector processing, decoder architecture; WiMax

Indexed keywords

BLOCK LDPC CODES (BLDPCC); IMPLEMENTATION COMPLEXITY; INTERCONNECT REQUIREMENTS; LAYERED DECODING; LDPC DECODERS; LOW DENSITY PARITY CHECK CODES (LDPCC); ON THE FLY (OTF); PUNCTURED LOW DENSITY PARITY CHECK (LDPC) CODES; QUASI-CYCLIC LDPC CODES;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CODES (STANDARDS); CODES (SYMBOLS); COMMUNICATION CHANNELS (INFORMATION THEORY); CONVOLUTIONAL CODES; MESSAGE PASSING; QUANTUM CHEMISTRY; QUANTUM THEORY; STANDARDS;

DECODING;

EID: 47049086361     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ACSSC.2006.354944     Document Type: Conference Paper

References (20)

1. D. MacKay and R. Neal, "Near Shannon limit performance of low density parity check codes," Electronics Letters, vol. 32, pp. 1645-1646, Aug. 1996.
2. A. Blanksby and C. Howland, "A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder," IEEE J. of Solid-State Circuits, vol. 37, no.3, pp. 404-412, Mar 2002.
3. M. Mansour and N. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip," IEEE J. of Solid-State Circuits, vol. 41, no. 3. pp. 684- 698, Mar. 2006.
4. D. Hocevar, "A reduced complexity decoder architecture via layered decoding of LDPC codes", IEEE SiPS, pp. 107-112, Oct. 2004.
5. K. Gunnam. G. Choi and M. B. Yeary, "An LDPC decoding schedule for memory access reduction," IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, pp- 173-176 vol. 5, May 2004.
6. M. Karkooti and J. Cavallaro, "Semi-parallel reconfigurable architectures for real-time LDPC decoding," Proceedings of the Int. Conf. on Information Technology, Coding and Computing, vol. 1, pp. 579-585, Apr. 2004.
7. T.Brack, F.Kienle, and N.Wehn, "Disclosing the LDPC Code Decoder Design Space," Proceedings of Design Automation and Test in Europe (DATE) Conference, pp. 200-205, March 2006.
8. L. Yang; M. Shen; H. Liu, and C. Shi, "An FPGA implementation of low-density parity-check code decoder with multi-rate capability." Proceedings of the Asia and South Pacific Design Automation Conference, .pp. 760- 763 Vol. 2, 18-21 Jan. 2005
9. E. Kim and G. Choi, "Diagonal low-density parity-check code for simplified routing in decoder," IEEE SIPS, pp. 756-761, Nov. 2005.
10. K. Gunnam, G. Choi and M. B. Yeary, "A parallel layered decoder architecture for array LDPC codes," Accepted for IEEE VLSI Design Conference, January 2007.
11. J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier and X. Y. Hu, "Reduced-complexity decoding of LDPC codes," IEEE Trans. on Communications, vol. 53, pp. 1288-1299, Aug. 2005.
12. J. L. Fan, "Array codes as low density parity check codes," Proc. 2nd International Symposium on Turbo Codes and Related Topics, pp.543 - 546, Brest, France, Sept. 2000.
13. A. Dholakia and S. Olcer, "Rate-compatible low-density parity-check codes for digital subscriber lines," in Proceedings of IEEE International Conference on Communications, pp. 415-419, Jun. 2004.
14. "Part 16: air interface for fixed and mobile broadband wireless access systems amendment for physical and medium access control layers for combined fixed and mobile operation in licensed bands", IEEE P802.16e-2005, October 2005.
15. IEEE 802.11 Wireless LANsWWiSE Proposal: High Throughput extension to the 802.11 Standard. IEEE 11-04-0886-00-000n.
16. K. Gunnam and G. Choi, "A Low Power Architecture for Min-Sum Decoding of LDPC Codes," TAMU, ECE Technical Report, May, 2006, TAMU-ECE-2006-02. [Online]. Available: http://dropzone.tamu.edu/tehpubs
17. K. Gunnam, G. Choi, M. B. Yeary and M.Atiquzzaman, "VLSI architectures for layered decoding for irregular LDPC codes of WiMax", TAMU. ECE Technical Report, July 2006, TAMU-ECE-2006-08. Available: http://dropzone.tamu.edu/techpubs.
18. K. Gunnam, "Area and energy efficient VLSI architectures for low-density parity-check decoders using an on-the-fly computation," PhD Dissertation, Texas A&M University, October 2006.
19. G. Malema and M. Liebelt, "Interconnection network for structured low-density parity-check decoders," Asia-Pacific Conference on Communications, 03-05 Oct. 2005, pp. 537-540.
20. Open source standard cell library. Available online: http://www. vlsitechnology.org