Memory-efficient sum-product decoding of LDPC codes

IEEE Transactions on Communications

Volumn 52, Issue 8, 2004, Pages 1225-1230

  Sankar, Hari ^a   Narayanan, Krishna R ^a  

^a IEEE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPROXIMATION THEORY; ITERATIVE METHODS; OPTIMIZATION; PROBABILITY DENSITY FUNCTION; PROBABILITY DISTRIBUTIONS; TURBO CODES;

DECODING ALGORITHM; DENSITY EVOLUTION; GAUSSIAN APPROXIMATION; LOW DENSITY PARITY CHECK CODES; SUM PRODUCT ALGORITHM;

DECODING;

EID: 4444270737     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCOMM.2004.833016     Document Type: Article

References (9)

1. R. G. Gallager, Low-Density Parity-Check Codes. Cambridge, MA: MIT Press, 1963.
2. D. J. C. MacKay and R. M. Neal, "Near-Shannon-limit performance of low-density parity-check codes," Electron. Lett., vol. 32, pp. 1645-1646, Aug. 1996.
3. N. Wiberg, "Codes and decoding on general graphs," Ph.D. dissertation, Dept. Elec. Eng., Linköping Univ., Linköping, Sweden, 1996.
4. T. J. Richardson and R. L. Urbanke, "The capacity of low-density parity-check codes under message-passing decoding," IEEE Trans. Inform. Theory, vol. 47, pp. 599-518, Feb. 2001.
5. T. J. Richardson, A. Shokrollahi, and R. L. Urbanke, "Design of provably good low-density parity-check codes," in Proc. IEEE Int. Symp. Information Theory, 2000, p. 199.
6. S. Y. Chung, T. J. Richardson, and R. L. Urbanke, "Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation," IEEE Trans. Inform. Theory, vol. 47, pp. 657-570, Feb. 2001.
7. M. Luby, M. Mitzenmacher, A. Shokrollahi, and D. Spielman, "Analysis of low-density codes and improved designs using irregular graphs," in Proc. 30th Annu. ACM Symp. Theory of Computing, 1998, pp. 249-258.
8. H. Behairy and S. Chang, "Parallel concatenated Gallager codes," Electron. Lett., vol. 36, no. 24, pp. 2025-2026, Nov. 2000.
9. M. M. Mansour and N. R. Shanbhag, "Memory-efficient turbo decoder architectures for LDPC codes," in Proc. IEEE Workshop Signal Processing Systems, Oct. 2002, pp. 159-164.