Capturing the interaction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2007, Pages 660-665

  Medardoni, Simone ^a   Ruggiero, Martino ^c   Bertozzi, Davide ^a   Benini, Luca ^c   Strano, Giovanni ^b   Pistritto, Carlo ^b  

^a UNIVERSITY OF FERRARA   (Italy)

^b STMICROELECTRONICS   (Italy)

^c UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CONSUMER ELECTRONICS; INTEGRATED CIRCUITS; SCALABILITY;

INDUSTRIAL MPSOC PLATFORMS; MEMORY CONTROLLER; NETWORKS-ON-CHIP;

LARGE SCALE SYSTEMS;

EID: 34548314033     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2007.364669     Document Type: Conference Paper

References (24)

1. K.Lahiri, A.Raghunathan, G.Lakshminarayana, "The LOTTERYBUS on-chip communication architecture", Trans. on VLSI Systems, Vol.14, no.6, pp.596-608, June 2006.
2. S. Pasricha, Y. Park, F. Kurdahi, N. Dutt, "System-Level Power-Performance Trade-Offs in Bus Matrix Communication Architecture Synthesis", CODES+ISSS 2006.
3. S. Pasricha, N. Dutt, "COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC", Design Automation and Test in Europe, pp.700-705, 2006.
4. S.Pasricha, N.Dutt, M.B.Romdhane, "Constraint-driven bus matrix synthesis for MPSoC", Asia South Pacific Design Automation Conf., pp.30-35, 2006.
5. S. Murali and G. De Micheli, "An Application-Specific Design Methodology for STbus Crossbar Generation", Design Automation and Test in Europe, pp. 1176-1181, 2005.
6. S. Pasricha, N. Dutt, E.Bozorgzadeh, M. Ben-Romdhane, "FABSYN: Floorplan-aware Bus Architecture Synthesis" IEEE Trans. on VLSI Systems, Vol.14, no.3, pp.241-253, March 2006.
7. ARM Ltd., Sheffield, U.K., AMBA 2.0/3.0 Specifications. Available: http://www.arm.com/armtech/AMBA
8. Siemens AG, Open Microprocessor Initiative, OMI 324 PI Bus, Rev 0.3d 1994, OMI Standards Draft.
9. Sonics Inc., Sonics Integration Architecture, Available: http://www.sonicsinc.com
10. J. Turner and N. Yamanaka, Architectural choices in large scale ATM switches, IEICE Trans. Commun., vol. E-81B, no. 2, pp.120-137, Feb. 1998.
11. Sekar, K.; Lahiri, K.; Raghunathan, A.; Dey, S.; "Integrated Data Relocation and Bus Reconfiguration for Adaptive System-on-Chip Platforms", Design Automation and Test in Europe, Vol.1, pp.1-6, march 2006.
12. F. Polloni et al., "Fast System-Level Design Space Exploration for Low Power Configurable Multimedia System-on-Chip", 15th IEEE Int. ASIC/SoC Conference, pp 150-154, Sep. 2002.
13. F.Poletti, D.Bertozzi, A.Bogliolo, L.Benini, "Performance analysis of arbitration policies for SoC communication architectures", Journal of Design Automation for Embedded Systems, pp.189-210, 2003.
14. A. Wieferink et al., "System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms", IEE Proc. on Computers and Digital Techniques, Vol. 152, Issue 1, pp.3-11, 2005.
15. Chulho Shin et al., "Fast exploration of parameterized bus architecture for communication-centric SoC design", Design Automation and Test in Europe, pp.352-357, Vol.1, 2004.
16. Xinping Zhu; Wei Qin; Malik, S.; "Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation", IEEE Trans. on VLSI Systems, Volume 14, Issue 7, pp.707 - 716, 2006.
17. Loghi, M.; Angiolini, F.; Bertozzi, D.; Benini, L.; Zafalon, R.; "Analyzing on-chip communication in a MPSoC environment", Design Automation and Test in Europe, pp. 752-757, Vol.2, 2004.
18. IBM Corporation, Armonk, NY, CoreConnect Bus Architecture. Available: http://www.chips.ibm.com/products/coreconnect/.
19. ST Microelectronics, STBus Interconnect. Available: http://www.st.com/ stonline/prodpres/dedicate/soc/cores/stbus.htm
20. M. Ruggiero, F. Angiollni, F. Poletti, D. Bertozzi, L. Benini, R. Zafalon, "Scalability Analysis of Evolving SoC Interconnect Protocols", Int. Symposium on System-on-Chip, Nov 16-18, 2004, pp. 169-172.
21. N.Wang, M.A. Buyoumi, "Dynamic fraction control bus: new SOC on-chip communication architecture design", IEEE Int.SoC Conference, pp.199-202, 2005.
22. Open Cure Protocol International Partnership (OCP-IP). Available: http://www.ocpip.org
23. Crossbow Technologies. Available: http://www.crossbowip.com
24. S.Murali, M.Coenen, A.Radulescu, K.Goossens, "A methodology for mapping multiple use-cases onto networks-on-chips", Design Automation and Test in Europe, pp.118-123, 2006.