Virtual channels planning for networks-on-chip

Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007

Volumn , Issue , 2007, Pages 879-884

  Huang, Ting Chun ^a   Ogras, Umit Y ^a   Marculescu, Radu ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BANDWIDTH; LEAKAGE CURRENTS; MICROPROCESSOR CHIPS;

VIRTUAL CHANNEL FLOW CONTROL (VCFC); VIRTUAL CHANNELS;

VIRTUAL REALITY;

EID: 34548133265     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2007.169     Document Type: Conference Paper

References (18)

1. W.J. Dally and B. Towles, "Route Packets, not Wires: On-chip Interconnection Networks," DAC, June, 2001.
2. U. Y. Ogras, J. Hu, and R. Marculescu, "Key Research Problems in NoC Design: A Holistic Perspective," CODES+ISSS, Sep., 2005.
3. J. Hu, U. Y. Ogras, R. Marculescu, "System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design," IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, Dec., 2006.
4. M. J. Karol, M. G. Hluchyj, and S. P. Morgan, "Input Versus Output Queueing on a Space-Division Packet Switch," IEEE Trans, on Communications, Dec., 1987.
5. H. Wang, X. Zhu, L. Peh, and S. Malik, "Orion: A PowerPerformance Simulator for Interconnection Networks," IEEE Symp. on Microarchitecture, Nov., 2002.
6. N. Banerjee, P. Vellanki, and K. Chatha, "A Power and Performance Model for Network-on-chip Architectures," DATE, March, 2004.
7. X. Chen and L. Peh, "Leakage Power Modeling and Optimization in Interconnection Networks," ISLPED, Aug., 2003.
8. W. J. Dally and C. Seitz, "Deadlock-Free Message Routing in Multiprocessor Interconnection Networks," IEEE Trans, on Computers, May, 1987.
9. W. J. Dally, "Virtual-channel Flow Control," IEEE Trans, on Parallel and Distributed systems, March, 1992.
10. K. Goosens, J. Dielissen, and A. Radulescu, "Aethereal Network on Chip: Concepts, Architectures, and Implementations," IEEE Design and Test of Computers, Sept-Oct, 2005.
11. T. Bjerregaard and J. Sparso, "A Router Architecture for Connection-oriented Service Guarantees in the MANGO Clockless Network-on-chip," DATE, March, 2005.
12. M. Rezazad and H. Sarbaziazad, "The Effect of Virtual Channel Organization on the Performance of Interconnection Networks," IEEE Symp. Inter. Parallel and Distributed Processing, April, 2005.
13. R. Mullins, A. West, and S. Moore, "Low-Latency Virtual-Channel Routers for On-Chip Networks," IEEE Symp. on Computer Architecture, June, 2004.
14. N. McKeown, "The iSLIP Scheduling Algorithm for Input-queued Switches," IEEE/ACM Trans. Networking, April, 1999.
15. M. Pirvu, L. Bhuyan, and N. Ni, "The Impact of Link Arbitration on Switch Performance," International Symp. on High-performance Computer Architecture, Jan., 1999.
16. U. Y. Ogras, R. Marculescu, "Prediction-based Flow Control for Network-on-Chip Traffic," ACM/IEEE DAC, July, 2006.
17. R. Dick. Embedded system synthesis benchmarks suites (E3S), http://www.ece.northwestern.edu/~dickrp/e3s
18. V. S. Adve and M. K. Vernon, "Performance Analysis of Mesh Interconnection Networks with Deterministic Routing," IEEE Trans, on Parallel and Distributed Sys., March, 1994.